RealVideo Expands Appeal of 388VDO to Products that Effectively Display Internet Content on Everything from Mobile Devices to D1
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
SANTA CLARA, CA - November 11, 2008 – Tensilica, Inc. announced that it has ported the RealVideo codec from digital entertainment services company RealNetworks®, Inc. (RNWK) to the 388VDO Video Engine, increasing the versatility of this popular video chip subsystem. The RealVideo codec expands the applicability of Tensilica's 388VDO video processor to products that efficiently display Internet content on everything from mobile devices to extended standard definition DTV.
The RealVideo codec is fully compliant with RealVideo 9 and 10, so users can experience high-quality video from numerous sources in China . By using new technology that employs rigorous analysis to decompose and compress video content as well as more sophisticated image segmentation and motion analysis, it provides the same quality video at 80 percent lower bit rate than MPEG-2, 75 percent lower bit rate than HDTV, 45 percent lower bit rate than MPEG-4 (ASP), 30 percent lower bit rate than WMV 9, and 15 percent lower bit rate than H.264.
“RealVideo is an important video standard in China ,” stated Dr. Xu Dong, president and COO , PowerLayer Microsystems. “RealVideo on Tensilica's 388VDO enables our customers to add entertainment features to their TV products based on our PLM3000 chips for Connected TV or other products .”
“We're seeing increasing demand among our mobile phone and consumer electronics customers, such as PowerLayer Microsystems, for RealVideo compatibility,” stated Larry Przywara, Tensilica's director of mobile multimedia. “Because RealVideo can be used at much lower bit rates than other standards, it is a very efficient vehicle for video delivery on a wide range of devices spanning cell phones to IPTV.”
Tensilica's 388VDO Video Engine is fully programmable and Tensilica provides full software support for RealVideo in addition to H.264 Main Profile decode, MPEG-4 Advanced Simple Profile decode, VC-1/WMV9 Main Profile decode, MPEG-2 Main Profile decode, and MPEG-4 Advanced Simple Profile encode.
Availability
The RealVideo decoder is available now.
About Tensilica
Tensilica, Inc., is the recognized leader in customizable dataplane processors. Dataplane Processor Units (DPUs) consist of performance intensive DSP (audio, video, imaging, and baseband signal processing) and embedded RISC processing functions (security, networking, and deeply embedded control). The automated design tools behind all of Tensilica's application specific processor cores enable rapid customization to meet specific data-plane performance targets. Tensilica's DSPs and processors power top tier semiconductor companies, innovative start-ups, and system OEMs for high-volume products including mobile phones, consumer electronics devices (including portable media players, digital TV, and broadband set top boxes), computers, and storage, networking and communications equipment. For more information on Tensilica's patented benchmark-proven DPUs visit www.tensilica.com .
|
Related News
- VESA Enables Mobile Devices to Share Full HD Video and 3D Content on Any Display With Release of MyDP Standard
- 28HV Solution Accelerates GLOBALFOUNDRIES Leadership in OLED Display Drivers for Mobile Devices
- Goodix License and Deploy CEVA Bluetooth Low Energy IP in SoCs Targeting Wearables, Mobile Devices, the Internet of Things
- VESA Highlights Growing Adoption of DisplayPort over USB-C, New Codec for Handheld Device-Specific Display Interface Compression at Mobile World Congress
- NXP and Qualcomm Collaborate to Accelerate Adoption of NFC and Security in Mobile, Wearable and Internet of Things Devices
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |