Synopsys Announces Complete SuperSpeed USB IP Solution Consisting of Device Controller, PHY and Verification IP
Consumers are demanding higher bandwidth for faster data transfer of video, pictures and music for the next generation of camcorders, portable media players and smartphones. To address this demand, the SuperSpeed USB standard, based on the USB 3.0 specification from the USB Implementers Forum (USB-IF), delivers higher bandwidth for faster "sync-and-go" functionality between PCs and portable electronic devices. SuperSpeed USB delivers more than 10x the data transfer rate of Hi-Speed USB. For example, a 27 GB high- definition movie can be transferred from a PC to a portable device in approximately one minute utilizing a SuperSpeed USB interface, compared to 14 minutes using a Hi-Speed USB interface. SuperSpeed USB is backward compatible with previous USB technologies, offering the same ease-of-use and plug-and-play capabilities, while maintaining interoperability with existing USB products.
"Synopsys has a long and successful history in USB IP development, their contributions help drive USB standards into the marketplace," said Jeff Ravencraft, president and chairman, USB Implementers Forum. "The DesignWare SuperSpeed USB IP solution will help designers take advantage of the high bandwidth and low power benefits of SuperSpeed USB and quickly implement it into their target application."
The DesignWare SuperSpeed USB device controller and PHY IP are based on Synopsys' technology leading Hi-Speed USB products, which have been silicon- proven in hundreds of designs and are shipping in volume production. Optimized for low power, the DesignWare SuperSpeed USB device controller is designed to allow designers to maximize battery life by using dual power rails. The DesignWare SuperSpeed USB IP is delivered with lower power intent in Unified Power Format (UPF) allowing designers to use the Synopsys' Eclypse™ Low Power Solution to automatically implement aggressive power management schemes for dynamic and leakage power. The DesignWare SuperSpeed USB PHY consists of integrated high speed digital and analog blocks, PLL, and I/O pads, which are delivered as GDSII for advanced foundry processes. This saves designers considerable time, cost and the risk of acquiring and integrating the IP separately. The DesignWare SuperSpeed USB Verification IP supports all major simulators, with the added benefit of built-in support for the VMM methodology, enabling designers to quickly verify connectivity between the integrated IP and the SoC. The Linux drivers and SystemC™ transaction-level models in the DesignWare SuperSpeed USB virtual platform allow designers to begin software development in parallel with IP integration, months before hardware and FPGA prototypes are ready. This significantly reduces the product design cycle and accelerates time-to-market.
Additionally, Synopsys is collaborating with MCCI, a leading developer of USB software solutions, to provide designers with more options for software and drivers including support for device firmware, host class drivers and software customization services.
"We consider Synopsys to be the technology leader in USB IP and are continuing our successful collaboration to support the DesignWare SuperSpeed USB device controller with the MCCI USB DataPump® embedded device solution," said Terry Moore, CEO of MCCI. "Our broad range of software and services combined with the DesignWare SuperSpeed USB IP offering gives customers more time to focus on their product differentiation, and not on the development of the standardized USB software."
"As a leader in USB IP, Synopsys has the expertise to deliver and support a comprehensive and robust SuperSpeed USB IP solution," said John Koeter, vice president of the Solutions Group at Synopsys. "Designers can trust that Synopsys' high quality DesignWare SuperSpeed USB IP solution will allow them to successfully deliver innovative products incorporating SuperSpeed USB and help meet their critical market windows."
Availability
The DesignWare SuperSpeed USB device controller, PHY, verification IP, virtual platform, and driver IP is scheduled to be available in 2H 2009. For more information on DesignWare USB IP, please visit: http://www.synopsys.com/products/designware/usb_solutions.html
Also, visit the USB IP blog at http://www.synopsysoc.org/usb-blog/
About DesignWare IP
Synopsys offers a broad portfolio of high quality, silicon-proven digital, mixed-signal and verification IP for system-on-chip designs. As a leading provider of connectivity IP, Synopsys delivers the industry's most comprehensive solutions for widely used protocols such as USB, PCI Express, SATA, Ethernet and DDR. In addition to connectivity IP, Synopsys offers SystemC transaction-level models to build virtual platforms for rapid, pre- silicon development of software. When combined with a robust IP development methodology, extensive investment in quality and comprehensive technical support, DesignWare IP enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit http://www.synopsys.com/designware
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to- silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Faraday's USB 3.0 Solution, from PHYs to Device Controllers, Are All Certified with Logo on Products
- Evatronix introduces a SuperSpeed USB Device Controller and Verification IP Solution
- Faraday Technology and Fresco Logic Partner to Validate SuperSpeed USB PHY (USB 3.0) with SuperSpeed Digital xHCI Host and Device Controller
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
- GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |