English
Does the analog foundry model hold water?
By Danny Lam, The Fairview Group
EE Times (11/17/2008 12:01 AM EST)
In theory, digital chips can be moved around from one manufacturing facility to another. For example, a chipset can be built at IBM, TSMC or even SMIC.
Because you can clone a "mask set'' from the chip, the industry made that practice illegal via the Semiconductor Protection Act (SPA) in 1984. So, even though someone can steal your design, selling it in quantity on the open market is a dead end.
But analog and mixed-signal parts are specific to individual production lines. Generally, they cannot be moved from one line to another without recalibrating the process from scratch.
The reason is simple. Analog devices do not come off the line in a "binary'' state. Analog parts are discrete, and come off the line in a range of values. The manufacturer then bins and sorts them for different markets.
EE Times (11/17/2008 12:01 AM EST)
In theory, digital chips can be moved around from one manufacturing facility to another. For example, a chipset can be built at IBM, TSMC or even SMIC.
Because you can clone a "mask set'' from the chip, the industry made that practice illegal via the Semiconductor Protection Act (SPA) in 1984. So, even though someone can steal your design, selling it in quantity on the open market is a dead end.
But analog and mixed-signal parts are specific to individual production lines. Generally, they cannot be moved from one line to another without recalibrating the process from scratch.
The reason is simple. Analog devices do not come off the line in a "binary'' state. Analog parts are discrete, and come off the line in a range of values. The manufacturer then bins and sorts them for different markets.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Will analog foundry model work?
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- What does Renesas' acquisition of PCB toolmaker Altium mean?
- Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings
- Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry's SF2 and SF3 Process Technologies
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models