sRAM generator HAUMEA at 90 nm on DOLPHIN Integration's website
It represents the cornerstone of Dolphin Integration’s embedded memory strategy at a time when Foundry Pushed Rule bit-cells and the trap of "free libraries" stifle design creativity.
Haumea BCD can generate RAMS from 16 kbits to 512 kbits.
Until now it was not feasible to reach the best of two advantages at once: either a wide reach of generator "cuts", or a finely tuned memory instance. A new breed of compilers was needed and DOLPHIN Integration did it:
Haumea is indeed built from a pre-optimized interpolation compiler enabling at once the best dynamic consumption reduction and the best area with increased speed whatever the capacity targeted!
Not only this, but Haumea is unique in that its Read-Margin is automatically optimized for each instance:
Haumea indeed accounts for each specific configuration in terms of capacity and multiplexing, so as to guarantee maximum design yield in fabrication. This comes in contrast with fixing a unique Read-Margin or, even worse, letting the user set it at his own risk.
The 65 nm Haumea is coming soon.
With Haumea, cost reduction and low-power are neatly compatible!
Click here for more information on Haumea 90 nm
About DolphinDolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration's memories silicon proven at TSMC 90 nm eFlash
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announces the availability of the new generation of SpRAM generator at 90 nm and 55 nm eFlash
- Dolphin Integration unveils an sRAM architecture for Cost Sensitive Devices at 90 nm LP
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |