GDA Technologies Ships Configurable USB 3.0 Controller
SuperSpeed USB Developers Conference, San Jose, CA -- November 18, 2008— GDA Technologies, Inc, a leader in high speed serial connects, announced plans today to ship “Pravega”--its USB 3.0 family of cores consisting of a highly configurable Superspeed device and host controllers that are interoperable with third party USB 3.0 PHY’s running at 5 Gbits/s maximum speeds.
The first product in the Pravega family to be made available to customers will be a Device Controller Core. It can be configured to support any allowed number of Bulk, Isochronous, and Interrupt endpoints. Control endpoints can be supported natively by the core or optionally by an external processor.
The Pravega Device Controller core is architected with a high performance DMA engine and application interface for maximizing performance of streaming data and can be easily adapted to support host functionality. Optionally, the core can also be configured to operate with a customer’s existing DMA Engine.
“Our highly configurable USB 3.0 controller cores are architected for easy integration across a variety of applications that are enabled by Superspeed USB specifications," noted Ravi Thummarukudy, VP and General Manager of IC and IP division at GDA, in a statement. " Applications with video downloads can see down load times decrease from about an hour down to 20 seconds with USB 3.0. While providing these Superspeed capabilities, of course, we will maintain compatibility with the existing USB 2.0," Thummarukudy added.
The Pravega Device Controller core supports all defined USB 3.0 power states, with the design carefully partitioned to support standard power management schemes. Optionally, it can be configured to manage power mode transitions of the controller and USB 3.0 PHY the enable the aggressive power savings required for mobile and handheld devices.
The controller itself features a very simple application interface that can be easily adapted to standard on-chip-bus interfaces such as AXI, AHB, and OCP as well as other standard off-chip interconnects.
The controller's simple, configurable, and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. The GDA solution allows licensees to easily migrate among FPGA, Gate array, and Standard cell technologies (ASICs) optimally. Its flexible backend interface makes it especially easy to integrate the solution into a wide range of consumer applications.
About GDA Technologies:
GDA Technologies is a leading Electronic Design Services (EDS) and Silicon Intellectual Property (SIP) solution provider for the Embedded, Networking, and Consumer Electronics Market. GDA is part of the L&T Infotech Product Engineering Services (PES) offerings that aims to provide end-to-end product design capability to its customers. GDA is headquartered in San Jose, CA with satellite design centers in Boston, Sacramento, Chennai, Kochi, and Bangalore.
GDA has developed many high performance IP cores for computer and networking interfaces including Hyper Transport, 10 Gigabit Ethernet MAC, and SPI4.2. Additionally, GDA designs systems, boards, SoC’s, ASIC’s, and FPGA's from concept to product levels. The company has successfully developed IPs and products in the areas of high-speed handheld embedded solutions, digital video applications, Internet appliances, voice and data networking applications, and non-form factor PC architectures. For more information, please visit http://www.gdatech.com/IP/silicon_ip.shtml
|
Search Verification IP
GDA Technologies Hot IP
Related News
- GDA Technologies to Demonstrate 'Pravega' Family of Configurable USB 3.0 Controllers
- GDA (L&T Infotech) Pravega SuperSpeed USB (USB 3.0) IP Receives USB-IF Certification
- Genesys Logic announced a reference design pairing its USB 3.0 card reader controller GL3221 with NFC transceiver ST95HF from STMicroelectronics
- Cadence Offers Production Proven USB 3.0 Host Controller IP
- GUC and M31 Technology Bundle USB 3.0 Peripheral Device Controller and PHY IP
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |