Xilinx Offers First 5Gbps FPGA-Based Solution Compliant With PCI Express Version 2.0
Virtex-5 FXT FPGAs Added to PCI-SIG's Integrator's List as Part of Broad Solution from Xilinx Including IP, Reference Designs, Development Platforms and Characterization Reports
SAN JOSE, Calif. -- Nov. 20, 2008 -- Xilinx, Inc. (Nasdaq: XLNX) today announced its Virtex(R)-5 FXT FPGA platform is fully compliant with version 2.0 of the PCI Express(R) standard, making it the first FPGA offering available to support the 5Gbps version of the widely-adopted serial interconnect standard. Having passed the last round of specification testing at the PCI-SIG's Compliance Workshop #62, the Virtex-5 FXT FPGA platform has been added to the PCI-SIG(R) Integrator's List as the centerpiece of a broad range of design resources from Xilinx and its alliance members that support PCIe(R) 2.0 applications.
With built-in 6.5Gbps Rocket IO(TM) GTX transceiver technology, Virtex-5 FXT FPGAs are ideally suited to support the PCIe 2.0 specification, which doubles the interconnect bit rate over the previous version from 2.5Gbps to 5Gbps to support leading-edge high-bandwidth applications. The recently announced Virtex-5 TXT FPGA platform, which has up to 48 RocketIO GTX transceivers, also supports the PCIe 2.0 standard. Drawing less than 150mW typical, per transceiver at 5Gbps, the RocketIO GTX transceivers enable designers to realize high-speed PCIe 2.0 performance on an FPGA with minimal power consumption.
To see a Tech-on-Line webcast on how to implement PCI Express version 2.0 compliant designs with Virtex-5 FPGAs, please visit: http://www.techonline.com/learning/webinar/211800334.
Xilinx teamed up with key alliance members to provide a comprehensive suite of design resources, including IP cores, for PCIe 2.0 multilane (x1, x2, x4, x8) support, hardware development platforms, and reference designs. These complementary offerings provide a complete, scalable and flexible solution to quickly develop systems with higher performing interconnect at lower cost to deliver first-time design success.
"The PCIe 2.0 standard offers the highest bandwidth and most power optimized version of the standard to date and is critical for high-end applications in the telecommunications and server markets where our Virtex-5 devices are widely used," said Mustafa Veziroglu, vice president of Product Solutions Management at Xilinx. "Our long track record of supporting PCIe, and our own product strategy that includes mapping to the standard's capabilities, enables us to offer designers a proven pathway to implement each new version of PCIe standard."
Broad Range of Support
Xilinx Alliance Program members GDA, Northwest Logic and PLDA provide IP cores to enable PCI Express solutions on Xilinx Virtex-5 FXT FPGA devices. The Xilinx Virtex-5 FXT is the first FPGA platform to provide PCIe 2.0 x8 support. IP Cores from all three of these alliance members have passed the PCI Express version 2.0 compliance testing. In addition, Northwest Logic provides DMA back-end core, combining with their x8 PCIe 2.0 core to support high-performance, on-demand, multi-DMA engine operation with 3,000 Mbytes/s Card-to-System and 2,600 Mbytes/s System-to-Card throughput on Intel DX58SO platform. The Virtex-5 FXT and the newly introduced TXT silicon platforms contain the same high-performance GTX transceivers; additionally all IP and reference designs for PCIe 2.0 available for the Virtex-5 FXT platform can be easily ported to the Virtex-5 TXT platform.
The GTX serial transceivers available on both the Virtex-5 FXT and TXT FPGA platforms have been fully characterized across process, voltage and temperature (PVT), and the complete report is available for download at www.xilinx.com/support/documentation/virtex-characterization_reports.htm.
For more information on the Xilinx PCI Express solutions, go to: http://www.xilinx.com/pcie.
About the Virtex-5 FXT and TXT Platforms
The Virtex-5 FXT FPGA platform is optimized for high-performance embedded processing, digital signal processing (DSP) and high-speed serial connectivity to offer the ultimate in system integration. The Virtex-5 FXT platform includes the first FPGAs to feature industry-standard PowerPC(R) 440 processor blocks. It also includes up to 24 high performance GTX transceivers capable of 6.5Gbps performance and DSP48E slices that deliver more than 190 GMAC's of performance. The Virtex-5 TXT FPGA platform is the fifth addition Virtex-5 FPGA family and delivers twice as many 6.5Gbps GTX transceivers as the Virtex-5 FXT FPGA platform to enable 40G and 100G system in networking, telecom, audio/video broadcast and medical imaging by providing a single-chip solution for applications such as 100GbE MAC-to-Interlaken bridging.
About Xilinx
Xilinx, Inc. (Nasdaq: XLNX) is the worldwide leader of programmable logic solutions. Additional information about Xilinx is available at http://www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Lattice Announces First PCI Express 2.0 Compliant Low Cost FPGA
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
- Microsemi Announces PCI Express 2.0 SIG Certification for the Industry's Lowest Power SmartFusion2 SoC FPGAs and IGLOO2 FPGAs
- Xilinx Virtex-6 FPGAs Enable Highest PCIe Bandwidth for Mainstream Applications With Compliant PCI Express 2.0 Endpoint
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |