Tower Semiconductor Continues Execution of $60 Million per Year Cost Reduction Plan
MIGDAL HAEMEK, Israel, December 2, 2008 – Tower Semiconductor Ltd. (NASDAQ: TSEM; TASE: TSEM), an independent specialty foundry, continues to execute its previously announced cost reduction plan, expected to result in approximately $60 million of annual run-rate savings commencing in 2009. This plan focuses on synergies inherent in the merger and integration with Jazz Technologies, Inc., such as operational and organizational efficiencies, and also includes stand alone Tower and Jazz cost reductions.
A number of cost savings initiatives are being implemented, including reduction in manufacturing and materials' cost through multiple sourcing of materials and spare parts, substitution of expensive materials and parts by less expensive alternatives and price negotiations with suppliers, and a reduction in sustained capital expenditures. With respect to its workforce, Tower announced today a reduction of approximately 200 employees resulting in a total reduction of approximately 400 positions in its workforce since the announcement of the signing of the merger agreement with Jazz on May 19 of this year. In addition, Jazz Semiconductor’s work force is reduced by approximately 80 employees.
In addition to the elimination of overlapping positions following the completion of Tower’s merger with Jazz, the workforce reductions announced today take into consideration the current global economic downturn and its impact on the semiconductor industry as well as the fact that Tower has not yet received from the Israeli government grants related to its capital investments from 2006 to 2008, performed in accordance with its investment plan filed on 2005, which were promised, committed and are over two years past due. In response, Tower has filed a petition with the Israeli High Court of Justice targeting an approval certificate from the State of Israel for up to $80 million of grants.
Together with the recent 15 to 20 percent increase in the United States Dollar (USD) to New Israeli Shekel (NIS) exchange rate and the reduction in the interest rate on Tower’s outstanding bank debt as part of its restructuring agreement announced in September of this year, the cost reduction plan is designed to improve future gross, operating and net margins in fiscal year 2009 and beyond.
“As recently announced, we are optimistic that we will exceed our original annual savings estimate and are targeting approximately $60 million of annual run rate cost reductions,” said Russell Ellwanger, CEO of Tower Semiconductor. “Tower will continue to place a strong emphasis on cost efficiencies in consideration of the current global economic downturn, which necessitates careful but decisive planning to further drive down expenses resulting in a leaner, stronger company poised to emerge from this downturn as the number one world-wide specialty foundry. Moving forward, we will continue to evaluate opportunities to improve our cost structure across the organization, as well as accelerate our top line growth.”
About Tower Semiconductor Ltd.
Tower Semiconductor Ltd. is a pure-play independent specialty wafer foundry. Tower manufactures integrated circuits with geometries ranging from 1.0 to 0.13-micron; it also provides complementary technical services and design support. In addition to digital CMOS process technology, Tower offers advanced mixed-signal & RF-CMOS, Power Management, CMOS image-sensor and non-volatile memory technologies. Through access to the process portfolio of its wholly owned subsidiary, Jazz Semiconductor, Tower offers RF CMOS, Analog CMOS, Silicon and SiGe BiCMOS, SiGe C-BiCMOS, Power CMOS and High Voltage CMOS. To provide world-class customer service, Tower maintains two manufacturing facilities in Israel with access to Jazz Semiconductor’s fab in the U.S. and manufacturing capacity in China through Jazz’s partnerships with ASMC and HHNEC. For more information, please visit www.towersemi.com and www.jazzsemi.com.
|
Related News
- Tower Semiconductor Announces Supply Chain Efficiency Plan; Expects Cost Reduction of Approximately $15 Million through the Coming Three Years
- Tower Semiconductor Implements Cost Reduction Plan
- Tower Semiconductor Signs Definitive Agreement for Up to $60 Million in Funding
- Tower Semiconductor Announces First Quarter 2005 Results; Company Reinvigorated by New Leadership; Signed a Letter of Intent with Its Banks for up to $60 Million of Additional Funding, Half to Be from Investors
- Tower Semiconductor Announces Cost Reduction Plan
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |