Cadence Introduces Industry's First Family of MIPI Standard-Compliant OVM Multi-Language Verification IP
SAN JOSE, Calif. -- Dec 4, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today introduced six additional verification IP (VIP) to its Incisive® VIP portfolio, each designed to speed verification of designs based on the emerging Mobile Industry Processor Interface (MIPISM) standard. This unique family of VIP—for Camera Serial Interface, Display Serial Interface, UniProSM, SLIMbusSM, DigRFSM v4 and the MIPI physical layer—enables Cadence customers to swiftly and confidently verify that designs with MIPI content will work as intended and in compliance with the MIPI specification.
The introduction of the MIPI VIP family is the latest in a series of new VIP introduced by Cadence to provide customers with an extensive offering of Open Verification Methodology (OVM) VIP and unique verification and compliance automation. All Cadence MIPI VIP are OVM compliant and feature a metric-driven approach that ensures compliance to the MIPI protocol specifications. These capabilities provide customers with improved predictability to reduce schedule risks, increased productivity through reuse and automation, and high product quality from pre-packaged advanced verification and compliance capabilities.
"The fast adoption rate we’re seeing for the MIPI standard reflects the significant growth of the mobile market, and Cadence is taking the lead in quickly providing the verification IP necessary to enable this adoption," said Dave Tokic, director of VIP/IP solution and product marketing at Cadence. "Our customers are telling us that our MIPI OVM VIP has allowed them to meet their quality and challenging time-to-market goals and provides confidence that they are meeting the new MIPI standards."
Cadence has long been involved with MIPI and is a contributing member of the MIPI Alliance, a collaboration of mobile industry leaders with the objective of defining and promoting open standards for interfaces to mobile application processors.
"The availability of advanced verification IP will help all MIPI adopters more easily implement our standard," said Joel Huloux, chair of the MIPI Alliance. "We are pleased with Cadence’s participation in the Working Groups, and feel that their collaborative approach to the development of this verification IP has strengthened the MIPI specifications."
In addition to offering tremendous breadth in OVM testbench VIP, Cadence provides a comprehensive set of VIP classes applicable to block, module, chip and system-level verification. This includes assertion–based and transaction-based acceleration and emulation rate SpeedBridge® adapter products.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Cadence Expands Enterprise Verification IP Portfolio by 5X to Provide Industry's Broadest OVM Multi-Language Offering
- Cadence Delivers Industry's First Design and Verification IP for MIPI SoundWire v1.1 High Quality Audio Solutions
- Cadence Introduces the EDA Industry's First Verification Solution for PCI Express 3.0
- Cadence Boosts Engineers' Productivity with Advances in Enterprise Verification Offering
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |