English
Mentor Graphics Delivers Solution for SystemVerilog Base Class Library Interoperability to Enable Reuse of Legacy VMM Code in an OVM Environment
WILSONVILLE, Ore., Dec. 4, 2008 – Mentor Graphics Corp. (Nasdaq: MENT) today announced the availability of an open-source SystemVerilog solution for users adopting the Open Verification Methodology (OVM). The solution enables the easy and flexible reuse of legacy Verification Methodology Manual (VMM) code within an OVM environment.
VMM-based verification components can now be seamlessly reused within an OVM environment. In addition, entire VMM environments can be reused without modification within an OVM environment through the use of a new OVM/VMM Interoperability library that provides the data and semantic conversions between the old and new environments. VMM sequential stimulus can be reused as well, and integrated with OVM's sequences thus preserving and enhancing existing stimulus generation capabilities.
As an active member of the Accellera VIP Technical Subcommittee (TSC), Mentor has worked with other committee members to define the requirements for interoperability among different verification methodologies. Mentor’s solution conforms to the Accellera VIP-TSC’s set of requirements for SystemVerilog base class library interoperability that was approved by a technical subcommittee vote on December 3, 2008.
“Interoperability of verification IP (VIP) is critical to achieve productivity gains as design teams reuse legacy IP in an OVM environment,” said Stephen Bailey, Director of Marketing for the functional verification division at Mentor Graphics. “This solution provides an optimal means for VMM users to adopt the OVM with minimal effort. It also paves the way for the TSC to deliver an interoperability guideline document.”
“As a leading supplier of IP, Denali is pleased to see Mentor’s open-source solution as the first tangible effort at true VIP interoperability,” said David Lin, Vice President of Marketing, Denali Software Inc. “This solution presents advantages for us, as we continue to deliver best-in-class OVM-compliant VIP, and for our customers, as it broadens their choices and VIP access.”
Availability
The Mentor open-source SystemVerilog source code and documentation is distributed under the Apache2.0 open-source license, and is available immediately in the “Community Contributions” area of the OVM World site at http://www.ovmworld.org and at the Mentor Graphics functional verification website at www.mentor.com/go/cookbook.
About the Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
VMM-based verification components can now be seamlessly reused within an OVM environment. In addition, entire VMM environments can be reused without modification within an OVM environment through the use of a new OVM/VMM Interoperability library that provides the data and semantic conversions between the old and new environments. VMM sequential stimulus can be reused as well, and integrated with OVM's sequences thus preserving and enhancing existing stimulus generation capabilities.
As an active member of the Accellera VIP Technical Subcommittee (TSC), Mentor has worked with other committee members to define the requirements for interoperability among different verification methodologies. Mentor’s solution conforms to the Accellera VIP-TSC’s set of requirements for SystemVerilog base class library interoperability that was approved by a technical subcommittee vote on December 3, 2008.
“Interoperability of verification IP (VIP) is critical to achieve productivity gains as design teams reuse legacy IP in an OVM environment,” said Stephen Bailey, Director of Marketing for the functional verification division at Mentor Graphics. “This solution provides an optimal means for VMM users to adopt the OVM with minimal effort. It also paves the way for the TSC to deliver an interoperability guideline document.”
“As a leading supplier of IP, Denali is pleased to see Mentor’s open-source solution as the first tangible effort at true VIP interoperability,” said David Lin, Vice President of Marketing, Denali Software Inc. “This solution presents advantages for us, as we continue to deliver best-in-class OVM-compliant VIP, and for our customers, as it broadens their choices and VIP access.”
Availability
The Mentor open-source SystemVerilog source code and documentation is distributed under the Apache2.0 open-source license, and is available immediately in the “Community Contributions” area of the OVM World site at http://www.ovmworld.org and at the Mentor Graphics functional verification website at www.mentor.com/go/cookbook.
About the Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
||||||
Related News
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
- Mentor Graphics Veloce Delivers 400X Acceleration for OVM Driven Verification
- Cadence and Mentor Graphics Deliver Interoperability with Open SystemVerilog Verification Methodology
- Mentor Graphics Donation of SystemVerilog Assertion (SVA) Version of Open Verification Library Accepted by Accellera
- ARC-OS Changer Provides Developers the Flexibility to Reuse Legacy Code-base on Variety of RTOS
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |