New Lattice Small Form-Factor CPLDs are Ideal for High Volume Handheld Devices
ispMACH 4000ZE CPLDs Boast 36% Smaller Footprint and Target High Volume, Ultra Low Power Handheld Designs
HILLSBORO, OR - DECEMBER 8, 2008 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced two new, small footprint packages for its widely popular ispMACH® 4000ZE CPLDs (complex programmable logic devices), making them the best-in-class choice for use in high volume, handheld designs that demand ultra low power.
The ispMACH 4000ZE family is a new generation, ultra low power CPLD family based on Lattice’s highly successful ispMACH 4000 CPLD architecture. The ispMACH 4064ZE device is available now in a 64-ball ucBGA (ultra chip scale BGA) package with a 4mm by 4mm footprint, and the ispMACH 4128ZE device is available in a 132-ball ucBGA package with a 6mm by 6mm footprint, which enable both devices to accommodate the very tight space constraints common with portable and handheld equipment. In fact, the new space-saving packages enable designers to use these ispMACH 4000ZE devices in a board space that is 36% smaller than previously possible.
“Our customers have been emphatic in asking that we bring the ispMACH 4000ZE family’s benefits, including ultra low power, instant on operation, and easy system integration to the handheld market,” said Chris Fanning, Corporate Vice President and General Manager of Low Density and Mixed Signal Solutions. “With this new packaging, we expect to further accelerate the adoption of our ispMACH 4000ZE CPLDs in hand-held GPS navigation, video camera, smart phone, barcode scanner and portable test equipment designs, among others, strengthening our competitive advantage in the handheld consumer and industrial markets.”
Ultra Low Power
The ispMACH 4000ZE family in-system programmable CPLD family is ideal for low power, high volume portable applications, with typical standby current as low as 10µA. The ispMACH 4000ZE devices operate from a nominal 1.8-volt power supply with operation extended down to 1.6-volts, accommodating extended end-of-battery-life voltages that can provide useful added margin for many systems. The family offers enhanced system features such as Power Guard dynamic power reduction; per pin pull-up, pull-down or bus keeper control; an on-chip user oscillator and timer; and input hysteresis. The Power Guard feature lowers power consumption by selectively disabling unused input pins so their switching does not consume dynamic power needlessly.
Flexible 5-Volt Tolerant I/Os Simplify System Integration
The ispMACH 4000ZE devices’ 5-volt tolerant I/Os are unique among the current generation of CPLD families. These I/Os may be used for connecting to TTL and PCI interfaces with no external components, which make them ideal for connecting to legacy chips and interfaces. The ispMACH 4000ZE devices have two I/O banks, each with its own power supply voltage that can be set at the appropriate level to support LVTTL and LVCMOS 3.3, 2.5, 1.8 and 1.5-volt outputs. The device input buffers have programmable thresholds that support the above standards independent of the I/O bank voltage. Extended range 3.3-volt I/O current is supported, instead of the more common narrow range version. The ispMACH 4000ZE family also offers "always on" input hysteresis for each pin. This feature provides improved noise immunity for 3.3V and 2.5V inputs. An internal oscillator also is provided for use in miscellaneous housekeeping functions such as watchdog “heartbeat” functions, digital de-glitch circuits and control state machines.
Design Tools
The ispMACH 4000ZE family is supported by Lattice’s ispLEVER® Classic design tool suite, which is available for free download from www.latticesemi.com. The ispLEVER Classic design software includes all the tools necessary to take a project from concept to programmed device: project management; HDL, ABEL, and schematic design entry; module integration; fitting; timing analysis; and programming.
Pricing and Availability
Both the ispMACH 4064ZE device in the new 64-ball ucBGA package and the ispMACH 4128ZE device in the new 132-ball ucBGA package are now released for volume production and are immediately available. The rest of the packages in this product family are also shipping in volume. All ispMACH 4000ZE family package options are Pb-free and RoHS compliant. Pricing for the ispMACH 4064ZE device and the ispMACH 4128ZE device in their new packages is as low as $0.85 and $1.60, respectively, in the high-volume typically associated with handheld equipment.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, CPLD and Mixed Signal programmable logic solutions. For more information, visit www.latticesemi.com.
|
Related News
- Lattice Ships Over 200 Million ispMACH 4000 CPLD Devices
- Lattice Announces New CPLD Family For Low Power, High Volume Portable Applications
- Xilinx Unveils New CoolRunner-II CPLDs For Price-Sensitive Small Form-Factor Applications
- Lattice FPGAs with High I/O Density Bring Low Power Signal Bridging and Interface Management to Edge Devices
- Lattice Expands Reference Design Portfolio for Popular MachXO and ispMACH 4000ZE PLDs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |