Evatronix introduces a SuperSpeed USB Device Controller and Verification IP Solution
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
This significant performance improvement over the former Hi-Speed USB generation will play a crucial role in data transfer from the next year on.Gliwice & Bielsko-Biala, Poland, December 11th, 2008 – The silicon Intellectual Property (IP) provider, Evatronix SA, announced today its SuperSpeed USB range of products, with the device controller and verification IP to meet the expectations of SuperSpeed USB early adopters. The superb data transfer performance and outstanding power management features will provide firm competitive advantages for SuperSpeed USB products, which are expected to hit the market in 2010.
Evatronix’ USB 3.0 Device Controller is designed to the USB 3.0 specification, which provides for a data throughput of up to 5Gbps. This is over 10 times greater than Hi-Speed USB architecture, reflecting the change that has taken place in the portable device market. With storage values exceeding 1 terabyte, USB is evolving to meet consumers’ needs.
The device core is capable of operating with a wide choice of PHYs available in many different silicon processes, thus allowing users maximum flexibility in foundry choice.
In response to so much emphasis on energy efficiency, the Evatronix USB 3.0 IP core implements a variety of algorithms to maintain power consumption at a very low level, increasing the battery life of portable devices.
The early adopters will appreciate immediate availability of the USB 3.0 Verification IP, which will allow them to check the IP core functionality and interoperability with other System-on-Chip (SoC) components before they implement the RTL code.
“USB is the most widely implemented interconnect technology in the world, and the possibilities the third generation gives to the market are amazing,” said Dariusz Kaczmarczyk, USB Product Line Manager at Evatronix.“Our IP gives SoC designers the opportunity to take advantage of this functionality and interoperability and develop a state-of-the-art product as soon as it is possible.”
“We are happy to see Evatronix among the companies which have already started SuperSpeed USB development,” said Jeff Ravencraft, USB-IF president and chairman.“Availability of verification IP is crucial for developing end-user products and bringing SuperSpeed USB devices to consumers.”
Availability
The USB 3.0 Device IP core will be available for licensing in the second half of the year, 2009, while the USB 3.0 Verification IP is set to be ready in Q2 2009. The device’s IP core will include various sets of scripts for successful synthesis and simulation, as well as an extensive SystemC testbench on the list of standard deliverables. The Verification IP will be available as a TLM 2.0 compliant component.
|
Related News
- Synopsys Announces Complete SuperSpeed USB IP Solution Consisting of Device Controller, PHY and Verification IP
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
- Global Unichip's USB 3.0 Device Controller IP Passes USB-IF Test Procedure for SuperSpeed Products
- Cypress Introduces EZ-USB FX3 Controller, The Industry's Only Flexible SuperSpeed USB 3.0 Solution
- Evatronix and Avery Announce Partnership for SuperSpeed USB 3.0 IP Development and Verification
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |