Altera Starts Shipping Its 40-nm Stratix IV FPGA Family
San Jose, Calif. -- December 15, 2008—Altera Corporation (NASDAQ: ALTR) today announced silicon availability of the industry's first 40-nm FPGAs. Targeting customers in a variety of markets, including communications, broadcast, test, medical and military, Stratix® IV FPGAs offer the industry's largest density, highest performance, highest system bandwidth and lowest power among high-end FPGA solutions. The first device available is the EP4SGX230, offering 230K logic elements (LEs), 36 embedded transceivers operating up to 8.5 Gbps, 17 Mbits of RAM and 1,288 embedded multipliers.
Leveraging the 40-nm process node, the Stratix IV FPGA family is comprised of two variants, an enhanced (E) version and transceiver-based (GX) version. The Stratix IV family offers up to 680K logic elements, over twice the logic capacity of competing high-end FPGAs, as well as performance that is 35 percent faster than competing solutions. The devices also support DDR3 memory interface speeds of 1067 Mbps. Stratix IV GX FPGAs feature up to 48 transceivers operating up to 8.5 Gbps, enabling the development of next-generation, high-bandwidth communication infrastructure. For more information on the market-leading features within Altera's Stratix IV FPGA, visit www.altera.com/pr/stratix4.
"LeCroy selects FPGA devices that offer the highest speeds and gate counts to enable a rich set of product features to our customers," said Jim Roth, vice president, PSG marketing, LeCroy. "The Stratix IV GX device's high-speed transceivers and memory interfaces, coupled with its high gate and I/O count, enable LeCroy to develop next-generation protocol test tools with industry-leading performance and feature sets."
Lowest Power High-End FPGA
Featuring the industry's most advanced logic and routing architecture, and Altera's innovative Programmable Power Technology, the Stratix IV family is the industry's lowest power, high-end FPGA. Programmable Power Technology enables every programmable logic array block (LAB), digital signal processing (DSP) block, and memory block to deliver high speed or low power, depending on design requirements. With this power-saving technology, customers can minimize power usage, while maximizing device performance. For additional cost and power savings, Stratix IV FPGAs provide customers a conversion to Altera's transceiver-based HardCopy® IV GX ASICs.
Broad Protocol Support
Stratix IV GX FPGAs incorporate up to four hard intellectual property (IP) cores for PCIe Gen1 and Gen2 (x1, x4 and x8), and also support a wide range of protocols including Serial RapidIO®, Gigabit Ethernet, XAUI, CPRI (including 6G CPRI), CEI 6G, GPON, SFI-5.1 and Interlaken. Stratix IV GX devices are the only FPGAs that meet the rigorous jitter specifications of protocols like PCIe Gen2 and CEI 6G (critical for Interlaken).
"The response we have received since announcing the industry's first 40-nm FPGAs has been exceptional," said David Greenfield, Altera® Corporation's senior director of high-end products. "With their impressive data rate, bandwidth and data processing capability, Stratix IV GX FPGAs are clearly an enabling technology that will drive the evolution of next-generation markets, such as video over IP, 4G wireless and digital TV."
Stratix IV GX FPGA Availability
The Stratix IV GX EP4SGX230 is currently shipping, with other family variants scheduled to ship in 2009. For more information on Stratix IV FPGAs, visit www.altera.com/pr/stratix4.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Eases Development of 40-nm FPGAs with Stratix IV GX FPGA Development Kit
- Altera Starts Production Shipments of Highest Density Member of Its Stratix IV FPGA Family
- Altera's 40-nm Stratix IV GX FPGAs Achieve PCI-SIG Compliance for the PCI Express 2.0 Architecture
- Intilop Releases Altera's Stratix IV/V FPGA platform with their 16K Concurrent-TCP-Session Hardware Accelerator
- Altera Shipping Industry's Fastest Backplane-capable Transceivers in 28-nm Stratix V FPGAs
Breaking News
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Tenstorrent Expands Deployment of Arteris' Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- EnSilica plc - Audited Full Year Results for the Year Ended 31 May 2024
- Logic Design Solutions launches Gen4 NVMe host IP
Most Popular
- Arm's power play will backfire
- Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering
- Sondrel announces CEO transition to lead next phase of growth
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
E-mail This Article | Printer-Friendly Page |