Envis Rolls Out SOC and IP Power Reduction Services
Collaborative model to deploy next-generation algorithms, designs and IP
SANTA CLARA, Calif. – December 16, 2008 – Envis Corporation today formally announced its Power Reduction Services. Under this program, Envis is working collaboratively with select customers to deliver SOC and IP power reduction. Results of 20% up to 60% have been achieved, even on designs which had already been power-optimized.
For designers who urgently need to reduce power to meet their specification or package; for designers in power-sensitive markets who don’t want to waste a micro-watt; for designers who succeed or fail on power-per-performance metrics; and for design services companies whose customers care about low power: Envis delivers a pre-agreed power savings or there is no charge to the customer.
Envis Power Reduction Services encompass combinational clock gating, sequential clock gating, and more. The program also offers quantitative methods to measure power before and after power reduction, as well as throughout the design flow.
In addition to the superior technology, there are compelling financial benefits to working with Envis, which are very important given the current business climate. Low project schedule risk, low fixed costs since Envis supplies the resources, and low budget impact are the hallmarks.
“Envis’ Chill and Kelvin power-reduction software, coupled with our engineering expertise, is delivering tremendous value to customers struggling with power consumption issues,” commented Envis CEO AJ Sen. “This program is in direct response to our customers’ demands that vendors deliver more than promises, and demonstrate tangible results.”
“Power reduction techniques in the market today are quite primitive, actually and they leave a lot on the table,” said Hamid Savoj, CTO of Envis. “Based on our unique technology, we can deliver superior results to our customers.”
Pricing and AvailabilityEnvis Power Reduction Services are available now, and start at $30K for a design up to 4M gates (1M instances) under a standard services agreement model.
Contact
For more information on how Envis can provide low-power services for your designs, please email support@envis.com.
About Envis
Envis helps automatically reduce power consumption in electronic designs, delivering significant competitive advantage, cost reduction and time-to-market advantages for applications spanning wireless, consumer, computing, networking, telecommunications, gaming, entertainment, and automotive. Envis is privately held with venture funding from Sigma Partners and Concept Ventures. Please see www.envis.com.
|
Related News
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- GUC Rolls Out New Low Power Solid State Drive IP Portfolio
- Altera Rolls Out New, Easy-To-Use Arria V Early Power Estimator Tool
- NEC Electronics Rolls Out USB 3.0 SOC Design Solution to Speed Customer Time to Market
- Sonics Achieves Breakthrough in SoC Power Reduction
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |