Envis Rolls Out SOC and IP Power Reduction Services
Collaborative model to deploy next-generation algorithms, designs and IP
SANTA CLARA, Calif. – December 16, 2008 – Envis Corporation today formally announced its Power Reduction Services. Under this program, Envis is working collaboratively with select customers to deliver SOC and IP power reduction. Results of 20% up to 60% have been achieved, even on designs which had already been power-optimized.
For designers who urgently need to reduce power to meet their specification or package; for designers in power-sensitive markets who don’t want to waste a micro-watt; for designers who succeed or fail on power-per-performance metrics; and for design services companies whose customers care about low power: Envis delivers a pre-agreed power savings or there is no charge to the customer.
Envis Power Reduction Services encompass combinational clock gating, sequential clock gating, and more. The program also offers quantitative methods to measure power before and after power reduction, as well as throughout the design flow.
In addition to the superior technology, there are compelling financial benefits to working with Envis, which are very important given the current business climate. Low project schedule risk, low fixed costs since Envis supplies the resources, and low budget impact are the hallmarks.
“Envis’ Chill and Kelvin power-reduction software, coupled with our engineering expertise, is delivering tremendous value to customers struggling with power consumption issues,” commented Envis CEO AJ Sen. “This program is in direct response to our customers’ demands that vendors deliver more than promises, and demonstrate tangible results.”
“Power reduction techniques in the market today are quite primitive, actually and they leave a lot on the table,” said Hamid Savoj, CTO of Envis. “Based on our unique technology, we can deliver superior results to our customers.”
Pricing and AvailabilityEnvis Power Reduction Services are available now, and start at $30K for a design up to 4M gates (1M instances) under a standard services agreement model.
Contact
For more information on how Envis can provide low-power services for your designs, please email support@envis.com.
About Envis
Envis helps automatically reduce power consumption in electronic designs, delivering significant competitive advantage, cost reduction and time-to-market advantages for applications spanning wireless, consumer, computing, networking, telecommunications, gaming, entertainment, and automotive. Envis is privately held with venture funding from Sigma Partners and Concept Ventures. Please see www.envis.com.
|
Related News
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- GUC Rolls Out New Low Power Solid State Drive IP Portfolio
- Altera Rolls Out New, Easy-To-Use Arria V Early Power Estimator Tool
- NEC Electronics Rolls Out USB 3.0 SOC Design Solution to Speed Customer Time to Market
- Sonics Achieves Breakthrough in SoC Power Reduction
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |