English
Hifn Selects CoWare ESL 2.0 Solutions for Design and Performance Optimization of Next-Generation Applied Services Processors
New ESL Design Methodology Reduces Development Cost for High Performance Processors
SAN JOSE, Calif. -- January 05, 2009 -- CoWare®, Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announced today that Hifn, Inc., the catalyst behind storage and networking innovation, has selected CoWare ESL 2.0 solutions for system-on-chip (SoC) platform architecture design and performance optimization. CoWare Platform Architect and CoWare’s ESL design methodology will enable Hifn to speed the development and improve system performance of their next-generation Applied Services Processors by optimizing and validating system architecture prior to implementation.
“Exploring design alternatives and validating hardware and software architectures and interactions early on is a critical step in the design of our network and storage processor solutions,” said Ray Savarda, Director of System Architecture at Hifn. “Hifn has set the standard for providing market-leading solutions that offer a high degree of efficiency in both performance and power consumption. Hifn selected CoWare Platform Architect and CoWare’s standards-based ESL design methodology to allow hardware and software co-design much earlier in the development process, enabling us to deliver highly cost-efficient solutions with a quicker time-to-market.”
“CoWare’s ESL 2.0 solutions for platform architecture design provide architects and system designers with the multi-core simulation and dynamic performance analysis capabilities they need to quickly identify bottlenecks and optimize the system performance of multi-core SoC designs, without the risk of guesswork or the added cost of over design,” said Patrick Sheridan, Director of Marketing at CoWare. “We are pleased to support Hifn in their deployment of CoWare Platform Architect to realize their product development goals.”
About CoWare
CoWare is the leading global supplier of platform-driven electronic system-level (ESL) design software and services. IP, semiconductor, and electronics companies use CoWare ESL 2.0 solutions to design better processor- and software-intensive products faster. CoWare solutions solve the new design challenges associated with platform architecture design, platform verification, application sub-system design, processor design, DSP algorithm design, and software development, and are based on open industry standards including SystemC. These solutions also enable IP and semiconductor companies to implement more effective go-to-market strategies. CoWare’s corporate investors include ARM [(LSE: ARM); (NASDAQ: ARMHY)], Cadence Design Systems (NASDAQ: CDNS), STMicroelectronics (NYSE: STM), and Sony Corporation (NYSE: SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
SAN JOSE, Calif. -- January 05, 2009 -- CoWare®, Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announced today that Hifn, Inc., the catalyst behind storage and networking innovation, has selected CoWare ESL 2.0 solutions for system-on-chip (SoC) platform architecture design and performance optimization. CoWare Platform Architect and CoWare’s ESL design methodology will enable Hifn to speed the development and improve system performance of their next-generation Applied Services Processors by optimizing and validating system architecture prior to implementation.
“Exploring design alternatives and validating hardware and software architectures and interactions early on is a critical step in the design of our network and storage processor solutions,” said Ray Savarda, Director of System Architecture at Hifn. “Hifn has set the standard for providing market-leading solutions that offer a high degree of efficiency in both performance and power consumption. Hifn selected CoWare Platform Architect and CoWare’s standards-based ESL design methodology to allow hardware and software co-design much earlier in the development process, enabling us to deliver highly cost-efficient solutions with a quicker time-to-market.”
“CoWare’s ESL 2.0 solutions for platform architecture design provide architects and system designers with the multi-core simulation and dynamic performance analysis capabilities they need to quickly identify bottlenecks and optimize the system performance of multi-core SoC designs, without the risk of guesswork or the added cost of over design,” said Patrick Sheridan, Director of Marketing at CoWare. “We are pleased to support Hifn in their deployment of CoWare Platform Architect to realize their product development goals.”
About CoWare
CoWare is the leading global supplier of platform-driven electronic system-level (ESL) design software and services. IP, semiconductor, and electronics companies use CoWare ESL 2.0 solutions to design better processor- and software-intensive products faster. CoWare solutions solve the new design challenges associated with platform architecture design, platform verification, application sub-system design, processor design, DSP algorithm design, and software development, and are based on open industry standards including SystemC. These solutions also enable IP and semiconductor companies to implement more effective go-to-market strategies. CoWare’s corporate investors include ARM [(LSE: ARM); (NASDAQ: ARMHY)], Cadence Design Systems (NASDAQ: CDNS), STMicroelectronics (NYSE: STM), and Sony Corporation (NYSE: SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
|
||||||
Related News
- Ricoh Deploys CoWare ESL 2.0 Solutions for Architecture Optimization and Pre-Silicon Software Development
- Synopsys' Next-Generation Embedded Vision Processors Boost Performance up to 100X
- Hifn Has Taken an ARC License for Its 4th Generation Applied Services Processors Targeting the Security Market
- Freescale Delivers Virtual Platforms to Continental Using CoWare ESL 2.0 Solutions
- CoWare and Sonics Release ESL 2.0 Upgrade of Joint Flow
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |