MoSys Picks Real Intent for IP Verification, Timing Closure
Support and Easy to Use EDA Software Influence Selection
SAN JOSE, CA--Jan 15, 2009 -- Real Intent Inc., the leading supplier of verification software for electronic design, announced that MoSys, Inc., a leading provider of high-density, high performance memory intellectual property (IP), has selected Real Intent's Meridian CDC(TM) software for the verification and sign-off of Clock Domain Crossings (CDC) for its semiconductor IP solutions.
"MoSys IP helps accelerate our customers' time to market and lets them create innovative and cost-effective SoC designs," said Annie Afkham, Director of VLSI design at MoSys. "To deliver the best quality IP to our customers, we have invested in a world class design flow and methodology. We needed an advanced CDC verification solution to ensure the correctness of our leading edge designs. Meridian CDC offered us the most comprehensive verification. Real Intent also gave us the support we needed to incorporate Meridian CDC software into our flow."
"CDC verification is becoming an increasingly important issue for today's complex SOCs. We are pleased to work with MoSys to understand their needs and offer a solution for CDC verification of their IP designs," said Carol Hallett, VP of Sales and Marketing of Real Intent.
To learn more about Clock Domain Crossings and to download a technical white paper "Clock Domain Crossing Demystified: The Second Generation Solution for CDC Verification," please visit http://www.realintent.com/products/request-whtpaper_Mer2008.html.
About Meridian CDC from Real Intent
Meridian CDC is full-featured Clock Domain Crossing verification software. It employs automatic clock intent verification, formal verification and dynamic simulation to eliminate CDC design errors for RTL and netlist designs. Meridian supports Tcl and Synopsys Design Constraint (SDC) interfaces, offers flexible sign-off capabilities for easy and reliable CDC verification.
About Real Intent's Verification Software
Real Intent delivers fast verification signoff with its EnVision(TM) verification software, which can lead to a 4x to 10x faster verification signoff for typical designs when compared to alternatives.
EnVision tools include Meridian CDC and Meridian FPGA(TM) for Clock Domain Crossing (CDC) verification; Ascent(TM), an all-in-one automatic verification software; Conquest(TM), a static, formal Assertion-Based Verification (ABV) software; and PureTime(TM), the most accurate verifier for SDC timing exceptions, such as false and multi-cycle paths.
About MoSys, Inc.
Founded in 1991, MoSys develops, markets and licenses innovative embedded memory intellectual property (IP) technologies for advanced SoCs used in a variety of home entertainment, mobile consumer, networking and storage applications. MoSys' patented 1T-SRAM and 1T-FLASH technologies offer a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. MoSys' embedded memory IP has been included in more than 160 million devices demonstrating silicon-proven manufacturability in a wide range of processes and applications. MoSys is headquartered at 755 N. Mathilda Avenue, Sunnyvale, California 94085. More information is available on MoSys' website at http://www.mosys.com.
About Real Intent
Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SOC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including AMD, NVIDIA, and NEC Electronics use Real Intent software.
Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: (408) 830-0700 fax: (408) 737-1962, web: www.realintent.com, e-mail: info@realintent.com.
|
Related News
- Real Intent Announces 10X+ Speedup & 5X Capacity Improvement for Ascent AutoFormal Automatic RTL Verification
- Real Intent's New Verix SimFix Software Delivers First Intent-Driven Remedy for Verification Pessimism
- Concept Engineering's RTLVision Debugger and Viewer to Power Real Intent's Verification Solutions
- Real Intent Sets a New Benchmark in Early Verification of Digital Designs with Release 2016.A of Ascent Lint
- Real Intent Unveils New Release of Ascent Lint for Early Verification of Digital Designs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |