Altera Announces Premier Echo Canceller Intellectual Property Core for VoIP Applications
Editor Contacts:
Rhondalee Rohleder Altera Corporation (408) 544-8296 rrohlede@altera.com | Kristin Hehir Tsantes & Associates (408) 369-1500 kristin@tsantes.com |
Altera Announces Premier Echo Canceller Intellectual Property Core for VoIP Applications
- Average of 8x Cost Advantage Over DSP Processors and Standard Products in Multi-Channel VoIP Applications
- Optimized for APEX(tm) and FLEX(r) Embedded PLD Families
- OpenCore(tm) Feature Provides Risk-Free Evaluation
San Jose, Calif., November 3, 1999 - Altera Corporation (Nasdaq: ALTR) today announced an intellectual property core utilized for Voice-Over-Internet-Protocol (VoIP) applications. The Echo Canceller MegaCore(tm) function is the first programmable logic solution that addresses the problem of canceling the echoes inherent in voice transmission over the Internet. The Echo Canceller intellectual property core, or megafunction, is an average of eight times more cost effective than conventional digital signal processors (DSPs), application-specific integrated circuits (ASICs), or application-specific standard products (ASSPs) implementing the same function. Altera's Echo Canceller megafunction is developed for use in VoIP applications such as Internet gateways, voice over ATM gateways, xDSL and cable modems. The VoIP market is expected to show substantial growth over the next few years. According to research firm Frost & Sullivan (Mountain View, CA), VoIP equipment growth rate is expected to rise 132 percent per year and reach $3 billion by year 2002.
"Multi-channel VoIP systems typically use arrays of many DSPs to perform echo cancellation, and other VoIP functions," said Justin Cowling, Altera senior intellectual property marketing manager. "With the introduction of Altera's new Echo Canceller megafunction, designers can significantly reduce or eliminate the need for DSPs by using a single PLD for multi-channel echo cancellation, significantly saving money, power consumption, and circuit board space."
Echo Canceller Megafunction
Echo is an inherent problem in digital networks due to non-ideal and shared hybrid circuits. Within digital networks that incorporate VoIP, echo cancellation is critical due to the combined effects of variable delay, hybrid echo, and signal processing latency. Altera's Echo Canceller megafunction not only lowers customers' VoIP system costs, but also speeds time to market by significantly reducing design time. The Echo Canceller megafunction uses an adaptive filtering algorithm to generate an estimate of the echo. This estimate is subtracted from the received signal to eliminate the echo. The Echo Canceller combined with the MegaWizard(tm) Plug-In Manager provides a highly parameterizable function, by which the customer can specify data coefficient widths, echo tail length, and number of channels. Other features include double-talk support, fax-tone and DTMF detection, as well as ?-Law/A-Law companding. Parameterized Megafunctions via MegaWizard(tm) Plug-Ins Altera is the first PLD vendor to offer customers the capability to alter key megafunction parameters without restricting the end user's design flow. MegaWizard Plug-Ins allow users to customize megafunctions to meet specific design objectives, greatly reducing the time spent specifying a custom function. In addition, MegaWizard parameters can be passed through to third-party design tools, providing a highly integrated design solution. The MegaWizard Plug-In capability is available in both Altera's fourth-generation Quartus(tm) development environment and in the MAX+PLUS(r) II development system. Both software platforms provide seamless integration with tools from Cadence, Mentor Graphics, Synopsys, Viewlogic, and other leading EDA vendors.
Availability and Pricing
Altera is currently engaging with development partners. The Echo Canceller core is projected to ship in volume during 1Q'00 and is expected to cost $19,995 (ordering code: PLSM-ECHO). The Echo Canceller megafunction will come complete with a user guide. Customers can evaluate megafunctions for free prior to licensing via Altera's OpenCore(tm) feature, available at http://www.altera.com/IPmegastore.
About Altera
Altera Corporation, The Programmable Solutions Company(tm), was founded in 1983 and is a worldwide leader in high-performance, high-density programmable logic devices and associated computer aided engineering (CAE) logic development tools. Programmable logic devices are semiconductor chips that offer on-site programmability to customers. The chips are programmed using tools that run on personal computers or engineering work stations. User benefits include ease of use, lower risk, and fast time-to-market. The company offers the broadest line of CMOS programmable logic devices that address high-speed, high-density, and low-power applications. Altera products serve a broad range of markets, including telecommunications, data communications, computer peripherals, and industrial applications. Altera common stock is traded on the Nasdaq Stock Market under the symbol ALTR. More information on Altera can be obtained on the worldwide web at http://www.altera.com.
###
Altera, The Programmable Solutions Company, APEX, FLEX, OpenCore, MegaCore, MegaWizard, Quartus, MAX+PLUS, and specific device designations are trademarks and/or service marks of Altera Corporation in the U.S. and other countries. All other trademarks are the property of their respective holders.
Related News
- Altera's Stratix II FPGAs Provide Complete Design Security Solution for Protection of Intellectual Property
- Altera Uses Verisity's Plug-and-Play Components to Speed Verification of its Intellectual Property
- Altera First to Enable Network Traffic over SONET/SDH with INTEC's FPGA-Optimized Intellectual Property
- Altera Announces New FFT Intellectual Property Core for High-Performance Communications Applications
- Altera Ships Two New Intellectual Property Cores Targeting the Communications Market <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |