Synopsys and ARM Team to Deliver Industry's First Mixed-Language Solution for Secure, Portable IP Models
Synopsys and ARM Team to Deliver Industry's First Mixed-Language Solution for Secure, Portable IP Models
"The integration of the Synopsys HDL compiler models into the ARM ModelGen environment provides our partners with the industry's most efficient solution for creating complex verification models of ARM core-based designs," said Alistair Greenhill, EDA Business Unit Manager for ARM. "Both ModelGen and Synopsys' Verilog Model Compiler (VMC) have a proven track record of being able to protect high-value IP in a portable format. With the addition of the VHDL Model Compiler (VhMC) into this collaborative solution, our partners will have the industry's first modeling tool that lets them create complex models directly from components designed using mixed design flows, including VHDL, Verilog, and full custom digital."
"ARM continues to demonstrate its commitment to provide its licensees with the all the tools and support that they need to effectively integrate ARM cores with their own proprietary IP," said Geoff Bunza, vice president of the Synopsys Large Systems Technology Group. "As the challenges of integrating complex IP continue to grow, access to flexible modeling solutions such as the one ARM and Synopsys are providing will become a critical element of successful system-on-chip design and verification methodologies."
ARM's ModelGen 4.0 technology, which provides the link to the Synopsys HDL compilers, will be available from ARM for licensing to new users in December. The Synopsys Verilog and VHDL model compilers are available from Synopsys immediately.
Joint Mixed-Language Modeling Solution
The Synopsys HDL compilers generate secure yet portable models of complex IP derived directly from HDL design. The new joint modeling solution enables direct import of Synopsys-compiled HDL blocks, created using either the VMC or the new VhMC, into the ARM ModelGen kernel. The kernel simulates full custom blocks, manages inter-block communication and provides pin-to-pin, back-annotation timing features that can be automatically re-targeted to multiple simulators. ARM's ModelGen tool incorporates a general purpose 'C' based modeling language (MGS) for the modeling of full custom components. MGS can include pure ISO 'C' code, which enables creation of models with enhanced features such as dynamic configuration, or a general software interface as required for bus interface models. ARM supplies fully verified MGS format models to its Partners for all full custom-designed, hard macrocell ARM cores.About Synopsys, Inc
Synopsys, Inc. (Nasdaq: SNPS) is a leading supplier of electronic design automation (EDA) solutions to the global electronic market. The company provides comprehensive design technologies to creators of advanced integrated circuits, electronic systems and systems-on-a-chip. Synopsys also provides consulting services and support to its customers to streamline the overall design process and accelerate time-to-market. Additional information about Synopsys is available at http://www.synopsys.com.About ARM
ARM, a leading intellectual property (IP) provider, licenses high-performance, low-cost, power-efficient RISC processors, peripherals, and system-chip designs to leading international electronics companies. ARM also provides comprehensive support required in developing a complete system. ARM s microprocessor cores are rapidly becoming the volume RISC standard in such markets as portable communications, hand-held computing, multimedia digital consumer and embedded solutions. More information is available at http://www.arm.comSynopsys, Logic Modeling, Cyclone and Synopsys Eaglei are registered trademarks and VMC, VCS, VSS, SWIFT and VERA are trademarks of Synopsys, Inc. ARM, ARM Powered, Thumb and StrongARM are registered trademarks of ARM Limited. ModelGen is a trademark of ARM Limited.
Editorial Contacts:
Julie Seymour ARM Tel: +1 408 579 2234 julie.seymour@arm.com | Diane Landers Synopsys, Inc. 503/531-2252 dianel@synopsys.com |
Related News
- TransEDA Code Coverage Tool Integrated with Verisity's vManager to Boost Verification Productivity for Mixed-Language Designs
- Synopsys LEDA 3.1 Delivers Full-Chip, Mixed-Language Checking Capabilities and Provides Reuse Guidelines
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Chevin Technology, Alpha-Data & Correct Designs collaborate to deliver fast and secure data offload for NASA-JPL's Airborne Visible/Infrared Imaging Spectrometer-3 (AVIRIS-3)
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |