BOPS Inc. Introduces ManArray Compiler for matlabR
Renee Anderson BOPS Inc. 650/330-8410 | Ben Kittner TechKnowledge Communications Inc. 919/420-7770 |
BOPS Inc. Introduces ManArray Compiler for matlabR
PALO ALTO, CALIF. and CHAPEL HILL, N.C., November 1, 1999 – BOPS Inc. has released its ManArray Compiler for MATLABÒ(MCM), the next BOPS product in a series of new digital signal processor technologies for system-on-a-chip (S-O-C) consumer media and communications applications.
"Our goal is to give our manufacturing customers production-ready code," said Mark Bowles, president of BOPS Inc. "Software development is one of the long-lead steps from new-product design to production, and we're working on products to minimize that step and shorten time to market.
"The ManArray DSP product family is targeted to accelerate system-on-a-chip manufacturers' time from product concept to high-volume shipments by providing high-performance, scaleable and reusable DSP IP cores and an advanced set of software tool technologies. The Man Array technology has been designed to quickly and easily integrate into MIPS Òand ARM Ôprocessor-based S-O-Cs," said Bowles.
The MCM compiles MATLAB Ò M-files directly to ManArray assembly code. The associated ManArray Vector Math Library enables the core mathematical capabilities of MATLAB to achieve very highly optimized performance.
The MCM is a vector compiler. It takes advantage of the inherently parallel element-wise operations among vectors.
The ManArray Vector Math Library is a highly optimized library of element-wise vector operations. The library can be used with the MCM or without it from other languages and compilers.
BOPS Inc. is a fast-growing 2-year-old company that develops and licenses leading-edge DSP technology to high-volume manufacturers of S-O-C (system-on-a-chip) semiconductors for application in consumer media and communication products. The BOPS family of low-power and high-performance DSP co-processor cores enables licensees of ARM, MIPS and other host microprocessors to extend their existing platforms in communications and consumer media products to the next generation and beyond.
The BOPS approach to the S-O-C design process is comprehensive and includes a complete set of tools supporting customer evaluation and design efforts at all levels. This includes a complete selection of tools for SW programming, S-O-C codesign, S-O-C coverification, synthesis and physical design. BOPS is based in Palo Alto, Calif., with product development offices in Chapel Hill, N.C. (Website: www.bops.com)
# # # #
MATLAB is a registered trademark of The MathWorks, Inc.
Related News
- Synopsys Introduces 3DIC Compiler, Industry's First Unified Platform to Accelerate Multi-die System Design and Integration
- Mobile Semiconductor Introduces a 22nm FDX (FDSOI) ULP Memory Compiler with Market Leading Features
- Mobile Semiconductor Introduces A New 55nm High Density Memory Compiler Especially Designed For IoT Devices
- Synopsys Custom Compiler Doubles New Customer Adoptions, Introduces New Release
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |