BOPS Inc. Introduces ManArray Compiler for matlabR
Renee Anderson BOPS Inc. 650/330-8410 | Ben Kittner TechKnowledge Communications Inc. 919/420-7770 |
BOPS Inc. Introduces ManArray Compiler for matlabR
PALO ALTO, CALIF. and CHAPEL HILL, N.C., November 1, 1999 – BOPS Inc. has released its ManArray Compiler for MATLABÒ(MCM), the next BOPS product in a series of new digital signal processor technologies for system-on-a-chip (S-O-C) consumer media and communications applications.
"Our goal is to give our manufacturing customers production-ready code," said Mark Bowles, president of BOPS Inc. "Software development is one of the long-lead steps from new-product design to production, and we're working on products to minimize that step and shorten time to market.
"The ManArray DSP product family is targeted to accelerate system-on-a-chip manufacturers' time from product concept to high-volume shipments by providing high-performance, scaleable and reusable DSP IP cores and an advanced set of software tool technologies. The Man Array technology has been designed to quickly and easily integrate into MIPS Òand ARM Ôprocessor-based S-O-Cs," said Bowles.
The MCM compiles MATLAB Ò M-files directly to ManArray assembly code. The associated ManArray Vector Math Library enables the core mathematical capabilities of MATLAB to achieve very highly optimized performance.
The MCM is a vector compiler. It takes advantage of the inherently parallel element-wise operations among vectors.
The ManArray Vector Math Library is a highly optimized library of element-wise vector operations. The library can be used with the MCM or without it from other languages and compilers.
BOPS Inc. is a fast-growing 2-year-old company that develops and licenses leading-edge DSP technology to high-volume manufacturers of S-O-C (system-on-a-chip) semiconductors for application in consumer media and communication products. The BOPS family of low-power and high-performance DSP co-processor cores enables licensees of ARM, MIPS and other host microprocessors to extend their existing platforms in communications and consumer media products to the next generation and beyond.
The BOPS approach to the S-O-C design process is comprehensive and includes a complete set of tools supporting customer evaluation and design efforts at all levels. This includes a complete selection of tools for SW programming, S-O-C codesign, S-O-C coverification, synthesis and physical design. BOPS is based in Palo Alto, Calif., with product development offices in Chapel Hill, N.C. (Website: www.bops.com)
# # # #
MATLAB is a registered trademark of The MathWorks, Inc.
Related News
- Synopsys Introduces 3DIC Compiler, Industry's First Unified Platform to Accelerate Multi-die System Design and Integration
- Mobile Semiconductor Introduces a 22nm FDX (FDSOI) ULP Memory Compiler with Market Leading Features
- Mobile Semiconductor Introduces A New 55nm High Density Memory Compiler Especially Designed For IoT Devices
- Synopsys Custom Compiler Doubles New Customer Adoptions, Introduces New Release
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |