Virage Logic Extends Comprehensive DDR Interface IP Portfolio with System-Validated DDR3 and New Low Power DDR2
FREMONT, Calif., Feb 02, 2009 -- Virage Logic Corporation (NASDAQ:VIRL), the semiconductor industry's trusted IP partner, today announced two key developments that extend its comprehensive DDR interface IP product portfolio. For high-performance applications, the company's Intelli(TM) DDR3 System Aware IP(TM) solution has been system validated at speeds in excess of 1.6 Gigabits-per-second (Gb/s) on a 65nm process. The Intelli DDR3 memory interface is a complete end-to-end solution including a DRAM memory controller, I/O and the industry's first commercially available all-digital PHY+DLL.
To address the needs of mobile/portable applications, Virage Logic today also announced it has extended its Intelli DDR offering with the introduction of the Intelli LPDDR2 low-power memory interface IP. Designed to meet the latest draft of the JEDEC LPDDR2 specification, the high-efficiency Intelli LPDDR2 solution is designed to deliver optimal performance at the power and area required for a broad range of high-performance portable devices, enabling video, graphics and other applications that consumers desire.
As a trusted IP partner, Virage Logic has made a strategic investment in developing low-power IP solutions with scalable architectures to provide the basis for the next generation of electronic devices. The Intelli LPDDR product line was designed to efficiently meet the stringent demands of customers' current low-power applications--such as digital video IP cores from Imagination Technologies--with built-in flexibility to adapt as requirements evolve.
"As a leading IP provider ourselves, Imagination Technologies values our relationship with fellow IP vendors particularly highly," said Tony King-Smith, vice president of marketing, Imagination Technologies. "Virage Logic is a long-standing trusted IP partner for Imagination, supplying us with innovative memory solutions that provide tangible higher data throughput efficiency, portability and performance benefits. We license our System-on-Chip (SoC) IP cores and platforms to a wide range of top semiconductor and consumer electronics companies around the world, and integrating Intelli LPDDR into some of our products helps us stay at the forefront of the industry. Virage Logic's all-digital architecture helps Imagination to create advanced SoC IP solutions that deliver lower system costs and power usage, with the highest confidence for first time silicon success."
The System Aware IP(TM) Intelli DDR product line features a unique digital architecture and system intelligence to help manage the variables inherent in high speed interface designs, accelerating implementation and optimizing integration with existing board and package designs. Virage Logic's solution also enables application-specific designs to achieve faster time-to-market, higher data throughput efficiency, reduced system costs and lower power consumption, and creates high confidence in first-time silicon success.
"We selected Virage Logic's Intelli DDR for our recently launched SiI6100 LiquidHD(TM) display processor as it enables higher data-throughput efficiency for the multi-format audio/video decoder on the SoC," said Michael Buechel, senior manager, Office of Program Management at Silicon Image, Inc.
Intelli DDR3 System Aware IP is a complete end-to-end solution that extends beyond the chip level. Building on its Silicon Aware IP that addresses the impact of advanced process behavior on SoC devices, Virage Logic architected its Intelli DDR3 solution to manage the impact of the environment on system behavior and performance, spanning SoC core-to-interface, interface-to-package, and package-to-board. This approach results in a higher performance solution at significantly lower risk and cost.
"As the semiconductor industry's trusted IP partner, leading companies that develop SoCs for set top boxes, digital video recorders, printers, mobile handheld devices and many other consumer electronics products look to us to provide reliable DDR interface solutions that will meet their power, performance, and data bandwidth requirements," said Luigi Ternullo, senior product marketing manager, Virage Logic. "With the system-validated Intelli DDR3 and the new Intelli LPDDR2, our broad product line provides low-risk solutions ideally suited for both high-performance and low-power applications."
Availability of Virage Logic's Intelli Product Line
Virage Logic's system-validated Intelli DDR3 1.6 Gb/s product is available now on a 65nm process and a preliminary test chip report is available by request for qualified customers. Intelli DDR3 will also be available later this quarter on the 40/45nm process. Intelli LPDDR2 is being offered for early adopters on 65nm and 40/45nm LP processes, with general availability planned for later this year. For specific foundry availability, please contact Virage Logic at info@viragelogic.com.
Virage Logic will showcase its Intelli product line, along with its full semiconductor IP portfolio, at this year's DesignCon 2009 Conference at the Santa Clara Convention Center, Booth #301, February 3 and 4. The company will feature a live demo of its 1.6 Gb/s Intelli DDR3 memory system running on a SoC and using the Intelli DDR2/3 controller and Intelli DDR2/3 PHY+DLL and I/O. For more information on DesignCon 2009, go to http://www.designcon.com/2009/.
About Virage Logic's Silicon Aware IP(TM) and System Aware IP(TM) Solutions
To help SoC designers address the complex predictability and manufacturability challenges at advanced process nodes, in 2005 Virage Logic pioneered a new class of semiconductor IP called Silicon Aware IP. The company's Silicon Aware IP offering (embedded memories and logic libraries) incorporates silicon behavior knowledge for increased predictability and manufacturability. This intelligence includes hardware implementations for optimal yield in the design phase and extends to include test, repair, and diagnostics for manufacturability. Because Silicon Aware IP understands the behavior of silicon and is able to address post-silicon issues, it is key in helping designers maximize yield, increase test quality, increase reliability, speed time-to-volume, and improve overall manufacturability.
To help systems designers address the challenges of the environment - SoC core-to-interface, interface-to-package, and package-to-board and other SoCs - including the impact on the system behavior and performance, Virage Logic introduced System Aware IP. The company's System Aware IP offering, such as the Intelli product line, is designed to mitigate any impact the environment may have on the overall system to ensure performance and functionality requirements are met.
About Virage Logic
Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company's highly differentiated product portfolio includes embedded SRAMs, embedded NVMs, embedded test and repair, logic libraries, memory development software, and interface IP solutions. As the industry's trusted semiconductor IP partner, foundries, IDMs and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit http://www.viragelogic.com.
|
Related News
- Virage Logic Expands Silicon Proven 40-Nanometer Embedded Memory and Logic Library IP Portfolio to Low Power Processes
- Virage Logic Expands Memory Interface Product Portfolio With New DDR3 Solution That Supports Speeds Up to 1.6 Gb/s
- Virage Logic's DDR Memory Controller Interface Provides High Performance Data Transfer at Higher Efficiency and Lower Power
- Virage Logic Strengthens Low Power IP Product Portfolio with Availability of 65nm CPF-Enabled Ultra-Low-Power Standard Cell Libraries
- Lattice Extends Low Power FPGA Portfolio with Launch of MachXO5T-NX Advanced System Control FPGAs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |