Rambus Announces Groundbreaking Mobile Memory Initiative
New innovations deliver fastest, highly power-efficient memory architecture
Los Altos, California, United States - 02/02/2009 - Rambus Inc. (NASDAQ: RMBS), one of the world's premier technology licensing companies specializing in high-speed memory architectures, today announced its Mobile Memory Initiative. This development effort focuses on high-bandwidth, low-power memory technologies targeted at achieving data rates of 4.3Gbps at best-in-class power efficiency. With this performance, designers could realize more than 17Gigabytes per second of memory bandwidth from a single mobile DRAM device. These technologies enable a memory architecture ideal for next-generation smartphones, netbooks, portable gaming, and portable media products. Rambus will demonstrate a silicon test vehicle for its Mobile Memory Initiative at DesignCon 2009.
“As consumer expectations grow for more media-rich applications on their mobile devices, new memory solutions will be needed to keep pace with the rapidly increasing bandwidth requirements,” said Martin Scott, senior vice president of Research and Technology Development at Rambus. “With the breakthrough technologies developed through the Mobile Memory Initiative, Rambus enables a broad range of advanced mobile applications that will enrich the lives of consumers worldwide.”
Rambus has combined its high-bandwidth expertise with power-efficient signaling technology to create key innovations for its Mobile Memory Initiative, such as:
- Very Low-Swing Differential Signaling - combines the robust signaling qualities of a differential architecture with innovative circuit techniques to greatly reduce active power consumption;
- FlexClocking™ Architecture - a clock-forwarded and clock-distributed topology, enables high-speed operation and a simplified DRAM interface; and
- Advanced Power State Management - in conjunction with the FlexClocking architecture, provides fast switching times between power-saving modes and delivers optimized power efficiency across a diverse range of usage profiles.
Building on innovations pioneered through the development of the award-winning XDR memory architecture, and through the Low-Power and Terabyte Bandwidth Initiatives, Rambus’ Mobile Memory Initiative also incorporates key innovations such as FlexPhase™ and Microthreading technology. For nearly 19 years, Rambus engineering teams have developed leadership innovations that enable faster signaling and lower power. Committed to the advanced research, development, and implementation of high-performance and power-efficient memory architectures, Rambus invests in advanced circuit design, high-speed logic interfaces, system engineering, signal and power integrity, verification, and testing. Rambus engineers and scientists have developed innovations resulting in over 1200 issued and pending patents worldwide.
For more information on the Mobile Memory Initiative, see a demonstration at the Rambus booth at DesignCon (#205) or visit the website at www.rambus.com/mobile.
About Rambus Inc.Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' technology and products solve customers' most complex chip and system-level interface challenges enabling unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as its family of leadership and industry-standard interface products. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, and Taiwan. Additional information is available at www.rambus.com.
|
Related News
- Rambus Achieves Power Efficiency Breakthrough for Mobile Memory Solutions
- Rambus Advances New Era of Data Center Architecture with CXL Memory Interconnect Initiative
- Rambus Unveils Mobile XDR Memory for Next-Generation Mobile Products
- Rambus Unveils Ground-breaking Terabyte Bandwidth Initiative
- Rambus Expands Industry-Leading Memory Interface Chip Offering to High-Performance PCs with DDR5 Client Clock Driver
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |