Quartus II Software Version 9.0 Delivers Productivity Leadership for Altera's Portfolio of Transceiver FPGAs and HardCopy ASICs
San Jose, Calif., February 2, 2009—Continuing its commitment of driving device performance and designer productivity, Altera Corporation (NASDAQ: ALTR) today announced the availability of Quartus® II software version 9.0, the industry's leading CPLD, FPGA and HardCopy® ASIC development environment. The 9.0 version includes full support for Altera's portfolio of transceiver FPGAs and HardCopy ASICs. Enhanced features within this latest Quartus II development environment ensure customers can deliver their Altera® solutions to market sooner and with reduced engineering expenses.
When designing with Quartus II software version 9.0, customers are equipped with a unified design environment supporting Altera's entire portfolio of CPLDs, FPGAs and HardCopy ASICs. The latest release includes support for Altera's newly announced Stratix® IV GT and Arria® II GX FPGAs. To see a copy of Altera's transceiver portfolio announcement made today, visit: www.altera.com/corporate/news_room/releases/products/nr-transceiver-portfolio.html
New features within Quartus II software version 9.0 include:
-
New SSN Analyzer Tool—Provides designer feedback on potential simultaneous switching noise (SSN) violations during pin assignments, enabling faster board design and improving signal integrity.
-
Enhanced SOPC Builder—Quartus II software further extends productivity advantages with SOPC Builder's Data Sheet Generator for easier hand-off between hardware and software engineers. In addition, SOPC Builder's enhanced GUI now offers easier visualization of large systems.
-
Metastability Analysis—Provides tools to auto-recognize potential metastability circuit issues, and to automate reporting of mean-time-between-failure (MTBF) values as an integrated part of the TimeQuest static timing analysis tool.
-
Pin Planner Enhancements—A new Clock Network View now available within the pin planner allows designers to better manage clock resources, improving productivity and maximizing performance.
More information about additional features in Quartus II software version 9.0 can be found at www.altera.com/pr/quartus2/whatsnew.
Improved Functional Simulation Support
In conjunction with the Quartus II software version 9.0, Altera unveiled the ModelSim® Altera Starter Edition. Replacing the ModelSim Altera Web Edition, this enhanced functional simulator delivers several improvements to Altera customers, including 50 percent faster simulation speeds, support for all Altera devices and operating system support for Linux and Windows Vista platforms. The ModelSim Altera Starter Edition is integrated into the Quartus II software subscription and is also available free of charge to Quartus II Web Edition customers.
For designers requiring a full-featured simulation environment, Altera now separately offers the ModelSim Altera Edition, which was previously available only through a full Quartus II software subscription. The ModelSim Altera Edition delivers to users 33 percent faster simulation speeds compared to the ModelSim Altera Starter Edition, with no restrictions in design size.
"Altera remains committed to equipping engineers with the most comprehensive productivity-centric software environment," said Chris Balough, senior director of software, embedded, and DSP marketing at Altera. "This latest release of Quartus II software continues our long track record of delivering development tools that consistently reduce design time and increase device performance."
Pricing and Availability
A beta version of the Quartus II software version 9.0 is currently available for download. On March 9, 2009, Altera will release the 9.0 production version of Quartus II software, the ModelSim Altera Edition and the ModelSim Altera Starter Edition. ModelSim Altera Edition will be available for a price of $945 per seat. Quartus II software subscribers receive the ModelSim Altera Starter Edition and a full license to the IP Base Suite, which includes 11 of Altera's most popular IP (DSP and memory) cores. The annual software subscription is $2,495 for a node-locked PC license and is available for purchase at Altera's eStore or from authorized distributors.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Quartus II Software Version 11.1 Delivers Arria V and Cyclone V FPGA Support and Productivity Improvements
- Altera's Quartus II Software Version 10.0 Delivers Unprecedented Performance and Productivity for High-End FPGAs
- Altera's Quartus II Version 4.2 Delivers FPGA and CPLD Performance Leadership
- Altera's Industry-proven Quartus II Software Delivers Up To 4X Faster Compile Times; Expands Support for 28-nm FPGAs
- Altera Accelerates FPGA Design Productivity in Quartus II Software Version 10.1 with Next-Generation System-Integration Tool
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |