Synopsys Expands DesignWare SuperSpeed USB IP Offering With xHCI Host Controller
DesignWare IP Provides Standardized Interface Between USB 3.0 Host Controllers and USB 3.0 Software Stack
MOUNTAIN VIEW, Calif. --, Feb. 4, 2009 -- Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today announced the addition of the DesignWare® SuperSpeed USB xHCI Host Controller to the complete DesignWare SuperSpeed USB (USB 3.0) IP solution consisting of device and host controllers, PHY and verification IP. The complete solution also includes a SuperSpeed USB virtual platform and drivers to aid software development. The SuperSpeed USB xHCI Host Controller supports the current Extensible Host Controller Interface (xHCI) draft specification, which offers a standardized method for communication between USB 3.0 host controllers and the USB 3.0 software stack.
The DesignWare SuperSpeed USB xHCI Host Controller, operating at 5 Gbps, is targeted at high performance netbooks, set-top boxes, digital video recorders, digital TVs, and mobile internet devices that want to take advantage of SuperSpeed USB's 10x increase in throughput. To help ensure interoperability with multiple operating systems, standard off-the-shelf USB 3.0 xHCI software stack drivers can be used with the DesignWare SuperSpeed USB xHCI Host Controller, allowing designers to focus on developing differentiated features and spend less effort on software development. Additionally, the DesignWare SuperSpeed USB xHCI Host Controller can be configured to support multiple ports, enabling designers to implement their required configuration without having to manually modify their existing source code.
"Synopsys is an active member of the USB Implementer Forum, and we commend their continued contribution to the advancement of the SuperSpeed USB ecosystem," said Jeff Ravencraft, president and chairman, USB Implementers Forum. "The addition of the xHCI Host Controller to the DesignWare SuperSpeed USB IP offering will enable Synopsys customers to quickly deploy SuperSpeed USB products to the design community."
The DesignWare SuperSpeed USB xHCI Host Controller is optimized for low power consumption to extend product battery life, implementing dual power rails to allow nearly the entire core to be completely turned off while in suspend mode. The controller's low power design information is provided in the industry standard Unified Power Format (UPF), enabling designers to use the Synopsys' Eclypse™ Low Power Solution to automatically implement aggressive power management schemes for dynamic and leakage power.
"As a leading provider of USB IP for nearly a decade, Synopsys continues to develop high quality IP that helps designers lower the risk and cost of implementing the latest USB 3.0 connectivity into their system-on-chip designs," said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "With the addition of the xHCI Host Controller to our DesignWare SuperSpeed USB IP offering, designers can turn to a single, trusted vendor for an integrated USB 3.0 IP solution for their design needs."
Availability
The DesignWare SuperSpeed USB xHCI Host Controller is scheduled to be available to early customers in Q2 2009. For more information on DesignWare USB IP, please visit: http://www.synopsys.com/IP/InterfaceIP/USB/Pages/default.aspx
Also, visit the USB IP blog at http://www.synopsysoc.org/tousbornottousb/
About DesignWare IP
Synopsys offers a broad portfolio of high quality, silicon-proven digital, mixed-signal and verification IP for system-on-chip designs. As a leading provider of connectivity IP, Synopsys delivers the industry's most comprehensive solutions for widely used protocols such as USB, PCI Express, SATA, Ethernet and DDR. In addition to connectivity IP, Synopsys offers SystemC transaction-level models to build virtual platforms for rapid, pre-silicon development of software. When combined with a robust IP development methodology, extensive investment in quality and comprehensive technical support, DesignWare IP enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit http://www.synopsys.com/designware
About Synopsys
Synopsys, Inc. is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' DesignWare SuperSpeed USB 3.0 xHCI Host Controller IP Receives USB-IF Certification
- Synopsys Expands DesignWare MIPI IP Portfolio With DSI Host Controller
- Synopsys Demonstrates DesignWare SuperSpeed USB 3.0 Controller IP at the SuperSpeed USB Developer's Conference
- Arasan Chip Systems Unveils a Complete USB Solutions' Strategy
- Faraday Technology and Fresco Logic Partner to Validate SuperSpeed USB PHY (USB 3.0) with SuperSpeed Digital xHCI Host and Device Controller
Breaking News
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
- Sondrel announces that it is opening up its library of IP for licensing
- Tessolve to Acquire Germany's Dream Chip Technologies
Most Popular
- 珠海创飞芯:基于28 纳米高压工艺制程的OTP IP 实现上架
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Arteris Announces Financial Results for the Third Quarter 2024 and Fourth Quarter and Full Year 2024 Guidance
- Tessolve to Acquire Germany's Dream Chip Technologies
- M31 Launches USB4 IP for TSMC 5nm Process
E-mail This Article | Printer-Friendly Page |