Intelop delivers industry's first customizable/scalable multi-port Network Switch + 1G/100 MB EMAC + Motorola CPU interface Silicon IP for industrial automation applications
Santa Clara, California -- Feb 06, 2009 -- Intelop Corporation, a leading IP developer, customization/engineering services provider, today announced delivery of their second 100M/1G bps Ethernet Switch IP with integrated 1G/100M Ethernet MAC and 32 Bit Motorola CPU interface controller. The pioneering new silicon IP has many customizable features that can be programmed by customers based upon Network topology, network deployments, network traffic utilization. Intelop Corporation is a total solution SoC + board level developer/provider and semiconductor custom IP developer specializing in Network infrastructure, Network security, data security and Storage security applications. Customers now can design in this cutting edge technology Switch with 4 or 8 ports where they can run up to 1G each. In addition, port look up tables sizes can be customized for a particular network topology at the synthesis level to meet special product class requirements. The extra ordinarily flexible architecture of the MAC + Switch + CPU interface allows customers to scale down to 100 Mbps also.
The IP core can also be optimized to provide a low-cost, high performance workgroup, and wiring closet layer 2 switching solution with 2/4/8 - Gigabit ports or as many as 16 100 Megabit ports. The flexible and scalable architecture allows it to be customized to meet differentiated features and performance requirements to meet customer’s specifications e.g. choice of PHY interface – GMII, RGMII or Serial, scalable packet FIFO size, scalable size of SA/DA Table, ageing/learning schemes, Search algorithms, support for Layer-3/4, support for management functions/interface etc.
Intelop has developed several “processing and security engines” that have been silicon proven and customers are leveraging in their SOC/ASIC/FPGA design engagements including 10G MAC engine, a 2Gbps TCP/IP offload Engine (TOE), Data Search and Processing Engine, Network Search Engine, Content Match Engine etc. They have also developed several turn key SOCs, ASICs and systems utilizing these IPs which have been shipping. These IP components are central to many new multi-million gate FPGAs/ASICs targeting networking, security, and storage markets, while they are fully customizable to meet different customers’ needs. “Implementing customizable Network security features in infrastructure equipment is a novel idea because of its infancy and evolving nature, we expect the combination of Intelop’s networking and security know-how combined with silicon proven IP and integration expertise in Ultra-high density FPGAs and Structured ASICs will yield complete customized end-to-end SOC/ASIC solutions that will meet time to market, cost and performance requirements of our customers,” said Kevin Moore, Dir. Biz Dev of Intelop.
“We are excited about this new crown jewel and the ability to develop value-added networking silicon and total solutions for our customers.” said Kevin Moore, director of business development.
About Intelop Corporation
Intelop Corporation is a custom IP developer, IP provider, SoC/ASIC integrator, development engineering services provider for network infrastructure and network security systems. They specialize in developing advanced technology, high value Silicon IP and total solutions. The company’s silicon-proven semiconductor IP with comprehensive hardware and software security platform enable vendors to build complete network security solutions while reducing total cost and time to market.
More information: http://www.intelop.com/
|
Related News
- Intilop TCP Offload Engine Delivers Full TCP Offload in Less than 100 nanoseconds Using Altera's Stratix IV FPGA
- Intelop announces industry's first customizable TCP-Offload Engine at 2-Gpbs with integrated Ethernet MAC Silicon IP for SOC, ASIC and FPGA customers in Network equipment, Network Security, Telecom, SAN/NAS markets
- eSOL's eMCOS Scalable RTOS Platform Supports Xilinx Zynq UltraScale+ MPSoC for Next-Generation ADAS and Industrial IoT
- Intelop delivers their second generation TCP-Offload Engine SoC IP with integrated G-bit Ethernet MAC and AMBA host bus interface SOC-FPGA to a strategic European OEM customer in Network Security systems and Telecom markets
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |