English
Analysis: Plug-and-play IP goal remains elusive
Dylan McGrath, EE Times
(02/09/2009 2:28 AM EST)
SANTA CLARA, Calif.—Intellectual property (IP) was a hot topic at the DesignCon show here last week, with frustration over the quality of IP and business models that are described as immature being knocked more than once.
Users continue to bemoan the dearth of standards and effective quality metrics that they say would help greatly in confidently selecting IP. But several speakers in panel discussions here highlighted reasons why what sounds like a straightforward issue is infinitely more complex. And, many said, the only way to be truly successful in selecting and implementing IP is through deep vendor-customer collaboration.
During a panel on IP selection, an audience member voiced the observation that chips are like the printed circuit boards of yesteryear, with IP cores acting in the role once occupied by standard components. He likened stitching together an SoC using several IP blocks to slapping components onto a pc board to build a system.
But several audience members disagreed, noting that, among other things, standard components can be evaluated by datasheets and performance benchmarking that describe exactly what each device will do. For the most part, the IP business still offers nothing comparable.
(02/09/2009 2:28 AM EST)
SANTA CLARA, Calif.—Intellectual property (IP) was a hot topic at the DesignCon show here last week, with frustration over the quality of IP and business models that are described as immature being knocked more than once.
Users continue to bemoan the dearth of standards and effective quality metrics that they say would help greatly in confidently selecting IP. But several speakers in panel discussions here highlighted reasons why what sounds like a straightforward issue is infinitely more complex. And, many said, the only way to be truly successful in selecting and implementing IP is through deep vendor-customer collaboration.
During a panel on IP selection, an audience member voiced the observation that chips are like the printed circuit boards of yesteryear, with IP cores acting in the role once occupied by standard components. He likened stitching together an SoC using several IP blocks to slapping components onto a pc board to build a system.
But several audience members disagreed, noting that, among other things, standard components can be evaluated by datasheets and performance benchmarking that describe exactly what each device will do. For the most part, the IP business still offers nothing comparable.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- VESA Rolls Out DisplayID Version 2.0 Standard to Optimize Plug-and-Play Connectivity for Leading-Edge Displays
- Vivado Design Suite 2013.3 Accelerates Productivity with Design Methodology, Next Generation Plug-and-Play IP, and Partial Reconfiguration
- Bluespec Delivers Plug-and-Play Library for Algorithm and Datapath Design
- Xilinx Demonstrates Plug-and-Play HDTV Reference Design at CES 2010
- Carbon's Virtual Hardware Models Plug-and-Play With CoWare Platform Architect
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards