ESL: Where are we and where are we going
(02/09/2009 12:00 AM EST)
Electronic System Level (ESL) design is a 21st century phenomenon. Although other disciplines that have used computer-aided-design methods have done system-level design for years, electronic designers have begun to employ this method only recently. From the very beginning of the industrial semiconductor era, now over fifty years old, engineers have paid more attention to structures in silicon than to system architecture. Methods have grown bottom-up, from mylar strips to gates, to registers, to functional blocks. EDA tools have naturally followed the same evolution.
The phenomenal progress of semiconductor fabrication processes that in general allowed engineers to double the number of transistors on the same silicon area every other year or so, known popularly as Moore's Law, made it possible to increase the complexity of designs that could be implemented on the same die. The size of designs first outgrew what a single human brain could comprehend when considering only logic gates, and finally what could be described using register transfer level (RTL) methods. What is not often remembered is that it took approximately 25 years for engineers to begin using hardware description languages to design ICs, and approximately another 25 years before the first use of system-level languages.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- The Electronic System Level (ESL) Tools Market: Virtual System Prototyping/Simulation Tools Predicted to Grow Fastest
- Companies Band Together in Support of Electronic System-Level (ESL) Design and Verification at Upcoming Design Automation Conference
- CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005
- CoWare and Forte Deliver First Integrated SystemC-based Solution For Electronic System Level (ESL) Design to Implementation
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks