Toshiba Develops World's Highest-Bandwidth, Highest Density Non-Volatile RAM
TOKYO, February 9, 2009 — Toshiba Corporation (TOKYO: 6502) today announced the prototype of a new FeRAM -Ferroelectric Random Access Memory-that redefines industry benchmarks for density and operating speed. The new chip realizes storage of 128-megabits1 and read and write speeds of 1.6-gigabytes a second2 , the most advanced combination of performance and density yet achieved3 . Full details of the new FeRAM will be presented this week at the International Solid-State Circuits Conference 2009 (ISSCC2009) in San Francisco, USA.
The new FeRAM modifies Toshiba's original chainFeRAM TM architecture, which significantly contributes to chip scaling, with a new architecture that prevents cell signal degradation, the usual tradeoff from chip scaling. The combination realizes an upscaled FeRAM with a density of 128-megabit. Furthermore, a new circuit that predicts and controls the fluctuations of power supply supports high-speed data transfers. This allowed integration of DDR2 interface to maximize data transfers at a high throughput at low power consumption, realizing read and write speeds of 1.6 gigabytes a second. In developing the new FeRAM, Toshiba broke its own record of 32-megabit density and 200-megabites-a-second data transfers, pushing performance to eight times faster than the transfer rate of the previous records and the fastest speed of any non-volatile RAM.
FeRAM combines the fast operating characteristics of DRAM with flash memory's ability to retain data while powered off, attributes that continue to attract the attention of the semiconductor industry. Toshiba will continue R&D in FeRAM, aiming for further capacity increases and eventual use in a wide range of applications, including the main memory of mobile phones, mobile consumer products, and cache memory applications in products such as mobile PCs and SSDs.Outline of New Technology:
- Improvement of ChainFeRAM TM architecture
ChainFeRAM TM in the earlier generation of 64-megabit FeRAM employed a data-line design in which neighboring data-lines operated in sequence: one is off when the other is on. This allowed off lines to provide a noise barrier between on lines, contributing to chip scaling and fine performance. Previous chain architecture collected four data-lines but Toshiba has successfully increased the number of data-lines to eight, which led to a decrease in the total chip area.
- New architecture inhibits signal degradation Chip scaling causes signal degradation as the stored polarization of memory cell gets smaller. By shortening the data-line pitch and using chain architecture to decrease the number of memory cells connecting to sense amplifiers, Toshiba maintained the same cell signal level without any chip area penalty. Furthermore, improvement of the sensing technique reduced the parasitic capacitance and realized a reading signal of 200mV, sufficient for practical application.
- DDR2 Interface
A circuit that can predict power fluctuation during read/write and control the power supply is newly added. This new circuit rapidly realizes the voltage required for read and write, allowing the new FeRAM to add a DDR2 interface and opening the way to practical use.
Main specifications:
Process | 130 nanometer CMOS |
Density | 128 megabits |
Cell size | 0.252 µm2 |
Read/ write speed (bandwidth) | 1.6 gigabytes/second (DDR2 interface) |
Cycle time | 83 nanoseconds |
Access time | 43 nanoseconds |
Power supply | 1.8V |
1When used herein in relation to memory density, megabit and/or Mb means 1,024x1,024 = 1,048,576 bits. Usable capacity may be less.
2Read and write speed may vary depending on the read and write conditions, such as devices you use and file sizes you read and/or write. (For purposes of measuring read or write speed in this context, 1 Gigabyte or GB = 1,000,000,000 bytes).
3As of the date of this announcement.
|
Related News
- GlobalFoundries Acquires Renesas' Non-Volatile Resistive RAM Technology to Proliferate IoT and 5G Applications
- Kilopass' XPM Antifuse Embedded Non-Volatile Memory IP Successfully Completes TSMC9000 Qualification for TSMC 55nm HV Process
- Novocell Semiconductor announces the expansion of the firm's one-time programmable non-volatile memory IP product line
- Novocell Semiconductor Introduces SWIFT2Chip -- the Integrated Circuit Industry's First Full Service, Hassle-Free, Drop-In Non-Volatile Memory Delivery Process
- Kilopass Expands Embedded Non-Volatile Memory Offering To GLOBALFOUNDRIES' 0.13um G Process
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |