CoWare and Rambus Announce Unique ESL Architecture Design Environment for Rambus' XDR Memory Architecture
SAN JOSE, Calif. & LOS ALTOS, Calif. -- February 9, 2009 -- CoWare®, Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, and Rambus Inc. (Nasdaq:RMBS - News), one of the world’s premier technology licensing companies specializing in high-speed memory architectures, announced they have collaborated on a comprehensive ESL design environment with CoWare Platform Architect for Rambus’ award-winning XDR™ memory architecture. CoWare will distribute a SystemC model with the flexibility to match configurations of Rambus’ XDR memory subsystems.
Design engineers can now use CoWare Platform Architect ESL environment to do full architectural exploration, design verification, and software performance validation when designing with an XDR memory subsystem. This solution provides a huge productivity boost for the design of high-performance systems by accelerating the design process as well as enabling parallel development of the hardware and software.
Rambus’ XDR memory architecture transaction level model incorporates the XDR memory controller, memory controller interface (PHY), and XDR DRAM devices capable of delivering speeds of 3.2 to 4.8Gbps. The SystemC models allow thorough system performance analysis of various options for end applications, design configurations, and device types.
“Optimum design of the memory and interconnect subsystem is important to help our joint customers achieve their overall design performance goals,” said Tom De Schutter, marketing manager, IP models, CoWare. “With today’s reduced design budgets, our customers have only one shot at their design goal. This development with Rambus enables customers to achieve their performance targets without implementing a costly overdesign.”
“CoWare’s ESL tools have been widely adopted for optimizing design performance on both the hardware and software levels,” said Tim Messegee, vice president of Marketing at Rambus. “The partnership with CoWare enables easy integration of our XDR memory architecture into the overall system platform and allows our mutual customers the full benefit of our XDR memory architecture.”
Availability
SystemC model designed for Rambus’ XDR memory architecture is available immediately from CoWare as part of the CoWare Model Library. For more information on this model, CoWare Platform Architect, CoWare Model Library, and CoWare’s other products, visit www.coware.com. For more information on Rambus memory solutions, visit www.rambus.com.
About Rambus
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus’ innovations and solutions enable unprecedented performance in computing, communications, and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as a range of leadership and industry-standard memory solutions. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, and Taiwan. Additional information is available at www.rambus.com.
About CoWare
CoWare is the leading global supplier of platform-driven electronic system-level (ESL) design software and services. IP, semiconductor, and electronics companies use CoWare ESL 2.0 solutions to design better processor- and software-intensive products faster. CoWare solutions solve the new design challenges associated with platform architecture design, platform verification, application sub-system design, processor design, DSP algorithm design, and software development, and are based on open industry standards including SystemC. These solutions also enable IP and semiconductor companies to implement more effective go-to-market strategies. CoWare’s corporate investors include ARM [(LSE: ARM - News); (NASDAQ: ARMHY - News)], Cadence Design Systems (NASDAQ: CDNS - News), STMicroelectronics (NYSE: STM - News), and Sony Corporation (NYSE: SNE - News). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
|
Related News
- Elpida Introduces The World's Fastest DRAM Based On The Rambus XDR Memory Architecture
- Rambus Demonstrates Superior Power Efficiency of World's Fastest Memory
- Toshiba Licenses Rambus XDR Memory Architecture for HDTV Chipset
- CoWare Collaborates with STMicroelectronics to Create an Advanced ESL Design Automation Environment for ST's Next Generation Custom Processors
- Rambus XDR Memory Architecture Adopted in Texas Instruments DLP Projector System
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |