Mitsubishi Electric Develops High-Speed and Compact IP Core for Processing Graphics in Built-in Display Systems
Background and Summary of Development
More and more types of equipment incorporate liquid crystal display panels for use in operation and for displaying operational instructions. Recently, demand is also increasing for displays that have smoother and clearer rendering capabilities and a quick response, as in the latest computer screens.
In order to show text and images on built-in display systems as clearly as on computer screens, these systems need either a CPU or a graphic display capability with a hardware processing capacity as high as that of a computer. To date, however, there were limitations to the maximum size and power consumption of built-in display systems, which kept these systems from being supplied with sufficient processing memory. As a result, text and graphics were usually processed using bitmap, making it difficult, due to slow response, to show various kinds of graphics and text clearly and at a given size.
Mitsubishi Electric has now succeeded in developing a high-speed and compact IP core for GUIs, to be used in built-in display systems. Mitsubishi Electric’s original high-speed drawing algorithm enables this IP core to render text so that it is clearer and easier to distinguish, and to display graphics clearly with quick response and independent from their resolution. This technology enables built-in display systems to quickly display information on screen with universal-design visibility and readability.
Major Development Results
1) High-quality text rendering IP core for processing graphics
Mitsubishi Electric has developed an IP core that can process the Saffron Type System, a software technology developed by Mitsubishi Electric Research Laboratories to render clear and smooth outlines of text, even in a computer with a low memory capacity. This hardware also supports stroke font, which reduces the memory capacity needed per each font type to one-fourth that of previous outline fonts. In addition, with its rendering technology to optimize text depending on its shape, this IP core enables high-speed rendering of up to 80,000 Japanese TrueType font 48ppem texts per second when measured at 66MHz.
2) High-speed vector graphics processing IP core
Mitsubishi Electric has also developed ‘Sesamicro,’ a high-speed vector graphics processing IP core, using the company’s unique high-speed drawing algorithm which enables high-quality rendering. Sesamicro uses little CPU processing power to process graphics, thus enabling the IP core to show graphics on built-in displays with a CPU operating frequency of approximately 50MHz at a higher speed than a computer fitted with a 2GHz CPU.
3) Compact circuit facilitates low-cost use in FPGAs and LSIs
The compact logic circuit, optimized to fit the drawing algorithm, has a minimum gate count of 100 kilo gates. This development makes the IP core small enough to incorporate it at a low cost in field programmable gate arrays (FPGA) and LSIs made for built-in display systems.
- Future developments: Mitsubishi Electric plans to widely utilize this graphics IP core in equipment for railroad transportation, factory automation, in-car display systems, audiovisual systems and a variety of other fields.
- Patents: There are 9 patents pending in Japan and 21 overseas.
- Trademarks: ‘Saffron’ is a registered trademark of Mitsubishi Electric. The company is also applying to register the trademark for ‘Sesamicro.’
About Mitsubishi Electric
With over 80 years of experience in providing reliable, high-quality products to both corporate clients and general consumers all over the world, Mitsubishi Electric Corporation is a recognized world leader in the manufacture, marketing and sales of electrical and electronic equipment used in information processing and communications, space development and satellite communications, consumer electronics, industrial technology, energy, transportation and building equipment. The company recorded consolidated group sales of 4,049.8 billion yen (US$ 40.5 billion*) in the fiscal year ended March 31, 2008. For more information visit http://global.mitsubishielectric.com
*At an exchange rate of 100 yen to the US dollar, the rate given by the Tokyo Foreign Exchange Market on March 31, 2008
|
Related News
- Toshiba Develops New 8-Bit Core With High-Speed Processing And Large-Capacity Address Space For Next-Generation Microcontrollers
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
- Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
- DMP adopted for NEDO project of "Survey of issues for finding ideas regarding Technology Development for AI Chip and Next-generation Computing for High-efficiency and High-speed Processing"
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |