English
Intelop announces major enhancements to their TCP-Offload Engine SoC IP that also has integrated GEMAC, ARP module and AMBA 2.0 bus and PCIe interface running at 2-Gbps capable of managing thousands of simultaneous TCP sessions
Santa Clara, California -- Feb 16, 2009 -- Intelop Corporation, a leading high end IP developer, customization & electronic engineering design services provider, today announced major enhancements to their second generation TCP offload engine SoC solution integrated with ARP hardware module, G Bit Ethernet MAC and AMBA 2.0 bus interface running at 2 Gbps sustained rates. The latest enhancements will allow customers to fine tune and achieve significant performance improvements when this TOE hardware in client/server modes is transferring packets in established connections when remote end is running legacy TCP/IP software stacks. It is the only TOE engine that does it and integrates so many functions in hardware. It is a new paradigm and new level of integration in networking hardware acceleration. It implements control plane and data plane processing of TCP/IP in hardware that is at least 20 times faster than TCP/IP software stack.
Intelop designed, verified and implemented this SoC in Altera’s high speed FPGA.
Because of its advanced scalable architecture, it can be customized to implement differentiated features and performance requirements to meet customer’s specifications e.g. misc. protocol processing and monitoring at G-bit line rate, in addition to TCP/IP, ARP module, number of simultaneous connections, TCP/IP performance tuning based upon type of network/traffic and application usage, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, scalable size of direct store Packet memories, integrated DDR/SSRAM controllers, choice of PHY interface - XGMII or Serial and more.
This Integrated TOE SoC silicon IP with customizable features provides enhanced functionality in all networking equipment including; Layer-2-5 Switches/Routers, IPS/IDS appliances and Network Security appliances, Severs and high end NICs. Advanced architecture with built in scalability allows customers to target it to many silicon libraries from FPGAs to 0.18 um-0.090 nm ASIC or SOC without compromising performance or functionality.
“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intelop in defining the architecture of this TOE engine,” said K Masood. Intelop also integrated many of their IPs with other standard IPs in SOCs and developed necessary software as a total turn key solutions for their customers.
“We are excited about this new crown jewel and the ability to develop value-added networking silicon and total solutions for our customers.” said Kevin Moore of Intelop.
About Intelop
Intelop Corporation is a custom IP developer, SoC/ASIC/FPGA integrator and engineering services provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IP and services with comprehensive hardware and software experience.
|
||||||
Related News
- Intelop announces major enhancements to their TCP-Offload Engine SoC IP that has integrated GEMAC, ARP module and AMBA 2.0 bus and PCIe interface running at 2-Gbps also is capable of managing thousands of simultaneous TCP sessions in realtime
- Intelop announces TCP-Offload Engine SoC IP with integrated GEMAC, ARP module and AMBA 2.0 bus interface running at 2-Gbps capable of managing thousands of simultaneous TCP sessions
- Intelop delivers their second generation TCP-Offload Engine SoC IP with integrated G-bit Ethernet MAC and AMBA host bus interface SOC-FPGA to a strategic European OEM customer in Network Security systems and Telecom markets
- Intelop announces industry's first customizable TCP-Offload Engine at 2-Gpbs with integrated Ethernet MAC Silicon IP for SOC, ASIC and FPGA customers in Network equipment, Network Security, Telecom, SAN/NAS markets
- PLDA Announces Integration of its PCIe 2.0 controller with advanced AMBA AXI interface in Microsemi's new SmartFusion2 SoC FPGA
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |