DOLPHIN Integration extends SoC GDS capabilities to include OASIS reading and writing
At the same time, the options of this popular layout database manipulator were streamlined to target three major types of uses:
-
SOC GDS Analyzer, for optimized display and analysis of layout data bases both dropped-into the design flow but framework independent, as well as standalone, for instance when roaming to visit customers, whatever the platform (Windows, Linux and Solaris),
-
SoC GDS Babelizer, to perform hierarchical verifications and ease file exchange between design flows in different formats such as GDSII, LEF OpenAccess, and now OASIS,
-
SoC GDS Binder, for the most demanding quality assurance verifications with LVS socket generation, Virtual Cut for layout verification preserving confidentiality and scripting of repetitive tasks for automated verifications.
http://www.dolphin.fr/medal/socgds/socgds_overview.html
About Dolphin Integration
The company occupies a key position with sustainable growth in the strategic industry of design for Microelectronics in the midst of fast deverticalization.
|
Dolphin Semiconductor Hot IP
Related News
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Live webinar by Dolphin Integration: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Faraday Extends SoC Design Services to Include Virtual Prototyping Solution Using Synopsys Virtualizer
Breaking News
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- BrainChip Collaborates with Chelpis-Mirle on Security Solution
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |