DOLPHIN Integration extends SoC GDS capabilities to include OASIS reading and writing
At the same time, the options of this popular layout database manipulator were streamlined to target three major types of uses:
-
SOC GDS Analyzer, for optimized display and analysis of layout data bases both dropped-into the design flow but framework independent, as well as standalone, for instance when roaming to visit customers, whatever the platform (Windows, Linux and Solaris),
-
SoC GDS Babelizer, to perform hierarchical verifications and ease file exchange between design flows in different formats such as GDSII, LEF OpenAccess, and now OASIS,
-
SoC GDS Binder, for the most demanding quality assurance verifications with LVS socket generation, Virtual Cut for layout verification preserving confidentiality and scripting of repetitive tasks for automated verifications.
http://www.dolphin.fr/medal/socgds/socgds_overview.html
About Dolphin Integration
The company occupies a key position with sustainable growth in the strategic industry of design for Microelectronics in the midst of fast deverticalization.
|
Dolphin Design Hot IP
Related News
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Live webinar by Dolphin Integration: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Faraday Extends SoC Design Services to Include Virtual Prototyping Solution Using Synopsys Virtualizer
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |