180nm OTP Non Volatile Memory for Standard CMOS Logic Process
DOLPHIN Integration extends SoC GDS capabilities to include OASIS reading and writing
At the same time, the options of this popular layout database manipulator were streamlined to target three major types of uses:
-
SOC GDS Analyzer, for optimized display and analysis of layout data bases both dropped-into the design flow but framework independent, as well as standalone, for instance when roaming to visit customers, whatever the platform (Windows, Linux and Solaris),
-
SoC GDS Babelizer, to perform hierarchical verifications and ease file exchange between design flows in different formats such as GDSII, LEF OpenAccess, and now OASIS,
-
SoC GDS Binder, for the most demanding quality assurance verifications with LVS socket generation, Virtual Cut for layout verification preserving confidentiality and scripting of repetitive tasks for automated verifications.
http://www.dolphin.fr/medal/socgds/socgds_overview.html
About Dolphin Integration
The company occupies a key position with sustainable growth in the strategic industry of design for Microelectronics in the midst of fast deverticalization.
|
Dolphin Design Hot IP
Related News
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Live webinar by Dolphin Integration: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Faraday Extends SoC Design Services to Include Virtual Prototyping Solution Using Synopsys Virtualizer
Breaking News
- Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Imagination takes efficiency up a level with latest D-Series GPU IP
- Q.ANT and IMS CHIPS Launch Production of High-Performance AI Chips, Establish Blueprint for Strengthening Chip Sovereignty
- sureCore PowerMiser IP enables KU Leuven chip for AI applications to achieve dynamic power saving of greater than 40%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |