Independent BDTI Benchmarks Recognize CEVA-TeakLite-III as Most Area Efficient and Energy Efficient of all Processors in Its Class
SAN JOSE, Calif., Feb. 18, 2009 -- CEVA, Inc. [(Nasdaq: CEVA); (LSE: CVA)], a leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores, announced today that Berkeley Design Technology, Inc. (BDTI) has published certified results for the 32-bit CEVA-TeakLite-III DSP core on its BDTI DSP Kernel Benchmarks™. The CEVA-TeakLite-III achieved highest DSP Area Efficiency and highest DSP Energy Efficiency of all processors in its class certified by BDTI using this benchmark suite. In addition, CEVA-TeakLite-III achieved a DSP Speed score of 2140 on the BDTIsimMark2000™ metric (a summary measure of the signal processing speed of a processor), trailing only the CEVA-X1620 DSP core.
CEVA-TeakLite-III™ is a third-generation DSP architecture based on the broadly adopted TeakLite family of DSP cores. The dual-MAC, 32-bit processing architecture also features a 10-stage pipeline, enabling the core to reach operating speeds higher than 550 MHz. CEVA-TeakLite-III address multiple target applications, including low-cost 2G/2.5G/3G wireless baseband modems, wideband voice and audio processors, portable media players, femtocells, voice-over-IP residential gateways and High Definition (HD) audio applications requiring advanced audio standards such as Dolby Digital Plus 7.1, Dolby TrueHD and DTS-HD.
"BDTI's evaluation of our CEVA-TeakLite-III DSP core provides an impartial and reliable data source for the performance and efficiency of our DSP," said Eran Briman, vice president, Corporate Marketing at CEVA. "The benchmark results validate the outstanding all-round performance of the CEVA-TeakLite-III and highlight the unique attributes of this architecture for both low-power portable and performance-hungry home entertainment audio applications, in an area efficient processor design."
In a newly released independent white paper from BDTI, the company stated: "BDTI's benchmark results indicate that, compared to the other in-class processors benchmarked by BDTI, CEVA-TeakLite-III provides strong DSP performance coupled with excellent area and energy efficiency. For applications with mid-range signal processing requirements and stringent die size or energy consumption constraints, CEVA-TeakLite-III deserves serious consideration." The white paper is available at http://www.bdti.com/articles/info_articles.htm#white_papers
Using 16-bit data, the CEVA-TeakLite-III achieved a BDTIsimMark2000 score of 2140, in addition to recording the highest BDTI certified scores of any processor in its class for DSP Area Efficiency (BDTIsimMark2000/mm2 score of 1880) and DSP Energy Efficiency (BDTIsimMark2000/mW score of 31). The benchmark results are available at www.bdti.com/bdtimark/BDTImark2000.htm.
About CEVA, Inc.
Headquartered in San Jose, Calif., CEVA is a leading licensor of silicon intellectual property (SIP) DSP Cores and platform solutions for the mobile handset, portable and consumer electronics markets. CEVA's IP portfolio includes comprehensive solutions for multimedia, audio, voice over packet (VoP), Bluetooth and Serial ATA (SATA), and a wide range of programmable DSP cores and subsystems with different price/performance metrics serving multiple markets. In 2008, CEVA's IP was shipped in over 300 million devices. For more information, visit www.ceva-dsp.com
|
Ceva, Inc. Hot IP
Related News
- ARM Unveils Its Most Energy Efficient Application Processor Ever; Redefines Traditional Power and Performance Relationship with big.LITTLE Processing
- Cavium Networks Introduces ECONA Family of Super Energy Efficient ARM-Based System-on-Chip (SoC) Processors for the Digital Home That Break the 1 Watt Barrier
- ARM Launches Its Smallest, Lowest Power, Most Energy Efficient Processor
- Improv's Jazz DSP Most Efficient Processor in both Optimized and Out-of-the-Box EEMBC Benchmarks
- Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |