Jasper Design Automation Raises $7 Million in Series D Funding
MOUNTAIN VIEW, Calif.-- February 18, 2009 -- Jasper Design Automation, leading EDA provider of design, verification, and reuse solutions leveraging formal technologies, today announced it has raised $7 million in Series D financing. The investment round was led by new investor, ZenShin Capital of Menlo Park. Joining the financing were existing investors: Accel Partners, Cambrian Ventures, Foundation Capital, InnovationsKapital, and Northzone Ventures. The funds will provide working capital to support Jasper’s self-sufficient operations and continued market and product expansion.
“Customers deploy Jasper’s design and verification solutions to mitigate project risks, reduce labor costs, and shorten schedules,” said Kathryn Kranen, president and CEO of Jasper Design Automation. “By leveraging the power and flexibility of formal technologies to solve customers’ specific design and verification challenges, Jasper is leading a new EDA domain with enormous growth potential. This new funding will drive further market and product expansion.”
“EDA customers are scrutinizing every expenditure, yet Jasper achieved a remarkable 100% renewal rate and greater than 100% growth in 2008,” said Takeshi Mori, managing partner and co-founder of ZenShin Capital. “We see Jasper delivering both technological and business breakthroughs in a strategic growth area for electronic design automation.”
About ZenShin Capital
ZenShin Capital, based in Menlo Park, California, provides early to expansion stage venture capital for information technology companies with a strong market potential in Japan. ZenShin Capital provides deep experience and an extensive network in Japan that create significant opportunities for its portfolio companies. Unlike most other investors with Japan expertise, ZenShin Capital is a neutral value-add investor that thinks and acts from the portfolio company's perspective.
About Jasper Design Automation
Jasper is privately-held, industry-leading EDA software and services company providing design, verification, and reuse solutions that leverage the company’s state-of-the-art formal technologies. The company’s products and services utilize advanced formal analysis and Behavioral Indexing™ technologies for the global electronics market, enabling high ROI design, verification and reuse. Current customers include worldwide leaders in semiconductors, networking, wireless, and consumer electronics. Jasper is headquartered in Mountain View, California, and has offices and distributors located in North America, South America, Europe, and Japan. To reduce design, verification and reuse costs and business risks, increase design, verification and reuse productivity and speed time to market, visit Jasper online at http://jasper-da.com.
|
Related News
- eYs3D Microelectronics, Co. Raises $7 Million Series A from Leading Industry Strategic Investors for Vision/AI Chips
- Mobile Computational Imaging Chip Maker Movidius Raises $16 Million in Series D Funding
- SiliconBlue raises $18 Million in Series D Funding
- Tiempo, IP company with breakthrough ultra-low power asynchronous design technology, raises 5 million Euros ($7 million) in Series B funding
- Efabless Raises $6.3 Million in Series A-1 Extension, Featuring Investments from GlobalFoundries, Synopsys, and New North Ventures
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |