Innovative Logic announces USB3.0 Device Controller IP
Innovative Logic, Santa Clara - February 19, 2009 – Innovative Logic Inc., leading provider of reusable standard based Intellectual Property (IP) and ASIC/FPGA design & verification services announced today the first release of USB 3.0 Device Controller IP. Inno-Logic's USB3.0 IP offering includes implementation IP as well as verification IP by making use of industry standard latest tools and methodologies. The implementation IP is fully compliant to RMM guidelines, which will ensure smooth migration from one technology to another. Some of the key features of Inno-Logic's USB3.0 IP are:
- Fully compliant with USB 3.0 specification v1.0.
- Support all transfer types - Control, Bulk, Isochronous and Interrupt transfers.
- 16 functional and 1 Control Endpoint.
- Endpoints are configurable for any type of data transfer.
- Support industry standard 32 bit bus interface - AMBA AXI.
- Fully verified IP using System Verilog.
“We created USB3.0 IP in record 4-5 months by utilizing the existing experience we had with WUSB IP. We strictly followed RMM guidelines for RTL coding. Also we followed a high standard of verification covering all functional areas” said Aravinda Holla, Head, India Design Center.
USB3.0 will facilitate users to download data up to 4.8 Gbits/sec (Super-Speed mode). This will make users much comfortable transferring the data for high-end devices such as HD videos, high resolution pictures, big software database in less than a minute compared to many minutes as of now. Typical USB3.0 based applications are removable hard drives, flash drives, high-end video and imaging devices, HDTV displays, high-resolution printer/scanner, etc.
USB3.0 IP is currently available for licensing worldwide on limited release basis. The IP will be available in multiple formats such as synthesizable RTL netlist, synthesized gate level netlist, FPGA program file, etc.
For details about licensing USB 3.0 IP, please contact at sales@inno-logic.com or call our nearest Design Center. For details, visit our website at www.inno-logic.com.
About Innovative Logic Inc.
Innovative Logic is the leading provider of reusable standard based IP solutions as well as high quality and reliable design services in ASIC, FPGA, and Embedded Systems Design. Innovative Logic has a world class team of engineers who have successfully executed different projects using the latest tools and the technologies.
|
Related News
- Appotech licenses Innovative Logic's USB3.0 SuperSpeed Controller IP
- Innovative Logic announces fully integrated USB3.0 Controller with PCS layer
- Innovative Logic demonstrate their USB3.0 SuperSpeed IP using Spartan FPGA and TI USB3.0 PHY
- Faraday Technology and Fresco Logic Partner to Validate SuperSpeed USB PHY (USB 3.0) with SuperSpeed Digital xHCI Host and Device Controller
- Innovative Semiconductors introduces a silicon verified USB 2.0 480 MBS device controller core
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |