NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Eureka Technology delivers IP Cores for Altera Apex PLD
EUREKA TECHNOLOGY DELIVERS IP CORES FOR ALTERA APEX PLD
Los Altos, Calif., (October 8, 1999) -- Eureka Technology Inc., a developer of reusable intellectual property (IP) cores for the electronics, computer, and semiconductor industries, today announces the delivery of first IP core for the new Altera APEX(tm) family of devices. The available IP cores are PowerPC system logic cores, PCI bus controllers and SDRAM controllers. SEAKR Engineering, a manufacturer of aerospace data storage systems located in Englewood, Colorado, is the first licensee of the IP core for APEX devices.
"The use of IP cores are essential to the development of large and complex designs," said George Prause, a designer at SEAKR Engineering, Inc. "Using pre-defined IP cores allows us to cut down the development time of the project and removes a lot of uncertainty associated with new design and new chip architecture."
"The APEX 20K programmable device family, with its large logic gate count and high performance, is an ideal platform for IP integration," said Luanne Stechert, AMPP program manager at Altera. "The APEX family, together with the usage of IP cores, offers unprecedented performance advantages for designer who need quick time to market for their products."
The PowePC, PCI, and SDRAM controller IP cores from Eureka Technology Inc. are silicon-proven and production-proven designs that has been used in over 100 different applications implemented in ASIC technologies and other FPGA product families. Due to the modularity and top-down RTL coding style of these cores, they can be ported quickly to different FPGA architecture. These cores are the first third-party IP cores delivered to the new APEX PLD family. The PowerPC system logic cores provide all system level functions for 603, 740, 750, 860 and 8260 CPUs; the PCI cores are compliant to PCI bus specification 2.2; and the SDRAM controller supports standard SDRAM devices from 16Mbit to 256Mbit in all configurations. All IP cores are available in Verilog, VHDL, AHDL, and netlist format.
"Eureka Technology has a strong tradition of supporting both PLD and ASIC implementation of IP cores," said Simon Lau, president of Eureka Technology. "The use of IP cores alleviates the problem of migrating to new chip architecture. The early delivery of Eureka's IP cores to APEX devices proves the portability of the design and maturity of the chip architecture."
About Eureka Technology
Eureka Technology Inc. is a leading intellectual property (IP) provider for PLD and ASIC designers. The company offers a wide range of silicon-proven products for PowerPC systems, PCI systems and system core logic functions. These reusable IP cores are designed to improve the design time-to-market delay, eliminate design risks, and reduce development costs. Founded in 1993, the company has strong customer base in the United States, Japan and Europe. Eureka Technology Inc. is also a member of the Altera Megafunction Partner Program (AMPP(tm)). For more information about the company, please visit the web site at http://www.eurekatech.com or by email to info@eurekatech.com
About Altera Corporation
Altera Corporation, The Programmable Solutions Company(tm), was founded in 1983 and is a leading supplier of programmable logic devices and associated logic development software tools. Programmable logic devices are semiconductor chips that can be programmed on-site, using software tools that run on personal computers or engineering workstations. User benefits include ease of use, lower risk, and fast time-to-market. Altera's CMOS-based programmable logic devices address high-speed, high-density and low-power applications in the telecommunications, data communications, computer peripheral, and industrial markets. Altera common stock is traded on the Nasdaq Stock Market under the symbol ALTR
Trademarks mentioned in this press release are property of their respective owners.
Related News
- Altera Announces Comprehensive IP Support for New APEX II PLD Family
- Altera PowerSoC DC-DC Step-down Converter Delivers Industry-leading Power Density, Performance and Reliability
- Intilop delivers on Altera FPGAs, their 7th Gen. industry first, Full TCP, UDP & IGMP Hardware Accelerator System with Dual 10G ports for all Hyper Performance Networking Systems
- Intilop delivers their Enhanced 16 Thousand TCP & UDP Session Hardware Accelerator on Altera and Xilinx FPGAs targeted towards all Hyper Performance Networking Systems
- Altera SDK for OpenCL Development Flow Delivers Prototypes in Minutes
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
Most Popular
E-mail This Article | Printer-Friendly Page |