English
Sidense OTP for Low-Power 90nm Implementation Selected by Fujitsu Microelectronics
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Sidense SiPROM non-volatile memory macros to be available to Fujitsu Microelectronics’ 90nm System-on-Chip customers
Ottawa, Canada – February 25, 2009 – Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, has announced that Sidense’s one-time programmable (OTP) memory was selected by Fujitsu Microelectronics Limited for use in ICs fabricated in its low-power 90nm (CS100A-LL) silicon process. These chips using Sidense’s SiPROM memory macros are targeted for use in a variety of consumer, industrial and automotive electronics products.
“Use of our memory cores by Fujitsu Microelectronics demonstrates the confidence they have in the security and reliability of Sidense OTP, amongst several other important factors,” said Xerxes Wania, President and CEO of Sidense. “We are honored to work with a distinguished integrated device manufacturer such as Fujitsu Microelectronics, whose products are recognized and used worldwide.”
Fujitsu Microelectronics and their foundry customers now have the option to use high-density Sidense SiPROM OTP products that are available for licensing immediately. SiPROM OTP products are available in macro configurations from 8 Kbits to 512 Kbits. Please contact Sidense or Fujitsu Microelectronics for further information.
About Sidense
Sidense Corp., the only logic non-volatile memory provider listed on EE Times 60 Emerging Startups list for 2009, provides secure, dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-Fuse™ architecture (U.S. Patent #7402855 and others) provides the industry’s smallest footprint and lowest power Logic Non-Volatile Memory (NVM) solution.
Sidense OTP memory is available at 180nm, 130nm, 110nm, 90nm, 65nm, and 55nm and is scalable to 40nm and below. The IP is available at UMC, TSMC, SMIC, Tower, Fujitsu Microelectronics, IBM and Chartered. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, visit www.sidense.com.
|
||||||
Related News
- Sidense Qualifies 1T-OTP Memory IP at GLOBALFOUNDRIES 55nm Low-Power Process Node
- Synopsys Announces Availability of Logic Library and Embedded Memory IP for Mie Fujitsu Semiconductor 40-nm Low-Power Process
- Sidense SHF Embedded Memory Macros Target High-Performance and Low-Power Applications in TSMC 28nm Processes
- Sidense's NVM IP Completes TSMC IP9000 Assessment at 90nm Low-Power Process Node
- Cadence Low-Power Solution Enables Fujitsu Microelectronics Tapeout of 65nm WiMAX Design
Breaking News
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
|
E-mail This Article | 
|
|
Printer-Friendly Page |