English
OVM Extended to Efficiently Manage Coverage Metrics
WILSONVILLE, Ore., and SAN JOSE, Calif., 25 Feb 2009 -- Mentor Graphics (Nasdaq: MENT) and Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced they have extended the Open Verification Methodology (OVM) to include the Unified Coverage Database (UCDB) application program interface (API) and an XML interchange format. The availability of the UCDB API and complementary XML interchange format documentation will allow verification teams to manage coverage metrics in a multi-tool, multi-vendor verification environment, and represents a step toward a standardized approach to managing coverage metrics.
Coverage metrics are used to quantify verification effectiveness and completeness, and to highlight areas of a design that require additional verification. Coverage metrics come from numerous sources, including simulation, static design checking, functional formal verification, sequential equivalence checking and emulation. Each verification tool creates coverage metrics that may be discrete, overlapping, or subsets of one another. With the UCDB API and the XML interchange format, verification teams are given the building blocks to manage the enormous amount of information generated during the verification process in a consistent manner with greater flexibility, and to tailor data transfer and analysis capabilities best suited to their tool and verification environment.
The Mentor/Cadence® extension to OVM matches their recent donations to the Accellera Unified Coverage Interoperability Standards (UCIS) technical subcommittee. Documentation for both the UCDB API and XML interchange format is available in the Community Contributions area of OVM World (www.ovmworld.org) under the Apache 2.0 license in keeping with OVM license terms. By using the Apache 2.0 license for this functionality, the specifications are available to everyone in the OVM ecosystem, and the Accellera UCIS technical subcommittee can easily access the specifications and any enhancements as it completes the standardization task.
About the Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows. The OVM and OVM World began in August 2007 as a joint effort by Cadence Design Systems and Mentor Graphics.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: www.mentor.com.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Coverage metrics are used to quantify verification effectiveness and completeness, and to highlight areas of a design that require additional verification. Coverage metrics come from numerous sources, including simulation, static design checking, functional formal verification, sequential equivalence checking and emulation. Each verification tool creates coverage metrics that may be discrete, overlapping, or subsets of one another. With the UCDB API and the XML interchange format, verification teams are given the building blocks to manage the enormous amount of information generated during the verification process in a consistent manner with greater flexibility, and to tailor data transfer and analysis capabilities best suited to their tool and verification environment.
The Mentor/Cadence® extension to OVM matches their recent donations to the Accellera Unified Coverage Interoperability Standards (UCIS) technical subcommittee. Documentation for both the UCDB API and XML interchange format is available in the Community Contributions area of OVM World (www.ovmworld.org) under the Apache 2.0 license in keeping with OVM license terms. By using the Apache 2.0 license for this functionality, the specifications are available to everyone in the OVM ecosystem, and the Accellera UCIS technical subcommittee can easily access the specifications and any enhancements as it completes the standardization task.
About the Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows. The OVM and OVM World began in August 2007 as a joint effort by Cadence Design Systems and Mentor Graphics.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: www.mentor.com.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
||||||
Related News
- Imagination pushes the boundary for existing PowerVR Series5XT (SGX) GPUs with new extended API features
- New MPEG LA MPEG-2 License Agreement Offers Extended Coverage at Reduced Royalty Rates
- Verisity and 0-In Collaborate for Integrated Testbench and Assertion Coverage Metrics
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Altair Signs Agreement to Acquire Metrics Design Automation Inc. Expands Footprint in EDA Industry
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |