180nm OTP Non Volatile Memory for Standard CMOS Logic Process
Massana trots out 200 mips DSP core G.lite chip
![]() |
Massana trots out 200 mips DSP core, G.lite chip
By Darrell Dunn, EBN
October 6, 1999 (3:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG19991006S0045
San Jose -- Massana Inc., a three-year old DSP technology company, has unveiled a licensable DSP coprocessor that provides 200 mips performance. The company introduced the FILU-200 series of DSP coprocessor cores on Wednesday at the Microprocessor Forum here. The FILU-200 is a performance improvement over the company's existing FILU-50 core, which provides 50 mips performance. Massana is also offering the FILU-200 derivative called FILU-DMT, which enables implementation of the G.lite standard for xDSL modems. The Massana coprocessors are designed to handle DSP-intensive functions when combined with any standard RISC processor, said Brian Murray, vice president of engineering for the company. The FILU-200 separates the control and signal flow by implementing signal processing on a dedicated DSP engine and the control on the RISC processor, thereby "hiding" the complexity often associated with using DSPs, Murray said. The FILU-200 inte grates dual ALU and dual MAC execution units, has been licensed to two unnamed companies and is currently being integrated into an SOC design, Murray said. Founded in Dublin, Ireland, in 1996, Massana is in the process of relocating its headquarters to Campbell, Calif. The company said it will retain its primary design efforts in Dublin.
Related News
- Massana Unveils the FILU-DMT, a G.Lite DSP Coprocessor Core That Delivers Lower Silicon Cost than a Complete Chipset
- CEVA Announces DSP and Voice Neural Networks Integration with TensorFlow Lite for Microcontrollers
- Imagination rolls out new 'Heterogeneous Inside & Out' MIPS CPU
- Look out ARM, Intel, here comes MIPS - again
- Next acquisition target for MIPS: DSP core?
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |