Faraday Offers 0.13um miniIO with around 40% Area-Saving and Robust ESD Performance
Faraday's miniIO not only contributes to a large scale of chip area saving, but also fits the most aggressive pad pitch rules from assembly houses (25um cell width in stagger miniIO), making it a perfect match to the pad-limit designs, especially for sophisticated and complex SoC designs. Furthermore, the miniIO™'s low input/output capacitance can help reduce IO's switching power, lowering overall power-consumption and achieving higher speed.
"Faraday has been committed to offering a complete series of mini IO libraries since 0.18um," said Eliot Chen, Associate Vice President of RD at Faraday, "and has been recognized to be greatly helpful to customers' chip area reduction. Inheriting our technology and market successes for years, we are confident that our newly-launched and under-developing miniIO™ will continuously assist customers to design their competitive and differentiated products," he added.
"Cohering with the success at 0.18um, the newly-launched and highly-evaluated miniIO™ at 0.13um relieves customers from the problems normally associated with pad-limit designs and ESD issues, further enhancing their product's reliability and overall performance." said Steve Wang, Chief Strategy Officer at Faraday. "Currently, Faraday has been catalyzed into a leading provider of miniIO™ contributed by the high competitiveness of 0.18um and 0.13 miniIO™ solutions and the fruitful market achievement, which has also brought lots of inquires for our under-developing 90nm, 65nm and 55nm miniIO™ serials.," he added.
Availability
Faraday's miniIO™ at 0.13um is now available, and can support BOAC. The miniIO™ at 90nm will be available in April; at 65nm/55nm will be ready in June.
About Faraday Technology Corporation
Faraday Technology Corporation is a leading fabless ASIC and silicon IP provider. The company's broad silicon IP portfolio includes Cell Library, Memory Compiler, ARM-compliant CPUs, DDRI/II/III, MPEG4, H.264, USB 2.0/3.0, 10/100 Ethernet, Serial ATA, and PCI Express. With 2008 revenue of US$ 149 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China. For more information, please visit: www.faraday-tech.com.
|
Faraday Technology Corp. Hot IP
Related News
- Faraday Offers 55nm/ 65nm miniIO with around 40% Area-Saving and Robust ESD Performance
- Faraday Reported a Record First Quarter with 35% International Business ASIC Design-Wins Using 0.13um
- Faraday Uncovers New TEMPLATE Family That Achieves 0.13um Performance at 0.25um Production Cost
- SMIC Offers Differentiated 0.13um Low-Leakage Embedded Flash Manufacturing Process
- Enable Customers' Fastrack to USB 3.0, Faraday Pioneers to Launch Its USB 3.0 PHY in UMC 0.13um
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |