Tokyo Electron Device Announces Quad Virtex-5 FPGA Platform For High-Speed Computing
Realize Multiple Data Parallel Processing with Four Xilinx Virtex®-5 SX95T FPGAs
Yokohama, Japan, March 18, 2009 - Tokyo Electron Device Limited (TED) has today announced the release of Quad Virtex-5 FPGA High-Speed Computing Platform. The inrevium* TB-5V-SX95T4-HSC features four Xilinx Virtex-5 SX95T FPGAs and can realize high-speed and more complex processing (multiple data parallel processing).“The conventional approach to high-speed computing on supercomputers has been to operate multiple high-performance CPUs in parallel. The problem with this method, however, is that because the software is highly dependent on the architecture used, the time required for programming and debugging makes development times longer.” said Yasuo Hatsumi, Director and Xilinx Product Manager, PLD Solution Division of TED. “Now, there has been growing interests and expectations from various fields for FPGA computing which uses multiple large FPGAs. FPGA computing makes programming simpler because it performs high-speed and complex processing in parallel with multiple FPGAs instead of conventional CPUs. This shortens debugging times and makes it possible to perform even faster parallel processing.”
TB-5V-SX95T4-HSC features:
- Xilinx XC5VSX95T-1FFG1136C x 4
- GTP (Gigabit transceiver, 3.125Gbps) 4ch connections between each FPGAs
- 40 IO connections between each FPGAs
- 512Mbit DDR2-SDRAM (8Mwords x 16 bits x 4 banks) x 8
- 256Mbit Flash memory (32M × 8bits) x 1
- GTP connectors 4ch x 4
- Type-A Expansion I/O connectors 120pin (I/O 119pin) x 4
- Type-B Expansion I/O connectors 100pin (I/O 42pin) x 4
- Serial port: RS-232C × 1
- Reference designs: DDR2 SDRAM controller design, GTP Tx and Rx design
The inrevium TB-5V-SX95T4-HSC targets academic, corporate and other research institutions that require ultra-high-speed computing for research and development in fields such as astronomical and meteorological observations, DNA analysis, aerodynamics, and large-scale graphics algorithms.
Pricing and Availability
The inrevium TB-5V-SX95T4-HSC is available now through distributors in the world wide. For pricing information, contact at psd-sales@teldevice.co.jp or TED’s distributors.
For more product information, visit at:
http://www.inrevium.jp/eng/x-fpga-board/hsc.html
About Tokyo Electron Device
Tokyo Electron Device (TED) is a technical trading firm with a "trading business” function that provides semiconductor products and business solutions as well as a “development business” function that performs commissioned designing and the development of own-brand products.
URL: http://www.teldevice.co.jp/eng/index.html
About inrevium
Leveraging on rich design and development experiences accumulated at its design development center that was established in 1985, Tokyo Electron Device is focusing on development businesses through its “inrevium” brand to provide design services (commissioned designing services) based on customer requirements as well as self-developed products that anticipate future market needs. Currently, TED provides over 60 types of products and will continue to engage in the high value-added development businesses.
inrevium special site URL: http://www.inrevium.jp/eng/
|
Related News
- Tokyo Electron Device Announces New Virtex-5 FPGA LX330 Evaluation Platform For ASIC Prototyping
- Tokyo Electron Device Announces the Industry's Highest Performance Virtex-5 LX 330 Evaluation Platform
- Tokyo Electron Device Announces Release of TB-6V-LX760-LSI LSI Development Test Platform with Virtex-6 FPGA
- Tokyo Electron Device Announces simultaneous release of three high-density FPGA PCI express platforms
- Tokyo Electron Device Announces New Imaging Application Evaluation Platform Equipped With Spartan-3 Generation FPGA
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |