MIPS Technologies Achieves Technical Milestones for USB 2.0 High-Speed PHY IP
MOUNTAIN VIEW, Calif. – March 18, 2009 – MIPS Technologies, Inc. (NasdaqGS: MIPS), a leading provider of industry-standard architectures, processors and analog IP for digital consumer, home networking, wireless, communications and business applications, today announced that its 40nm USB 2.0 High-Speed PHY IP achieved certification from the USB Implementers Forum (USB-IF) and met TSMC’s TSMC9000 standards in its 40nm LP process. MIPS Technologies has among the world’s highest number of USB IP certifications across numerous foundries and technology nodes, with the majority in TSMC processes.
A wide range of next-generation consumer electronic products require compact area and minimal power consumption, so integrated USB solutions must also meet these criteria. With areas below 0.6mm2 and power consumption below 80mW, MIPS Technologies’ USB 2.0 High-Speed PHY IP is an extremely compact and low-power solution. Advanced programmability allows developers to fine-tune their system’s analog parameters, maximizing performance results in silicon. By leveraging PHY IP that is certified compliant with the full USB 2.0 specification, customers are assured of interoperability with other USB 2.0 devices.
“SoC developers are moving to advanced technology nodes to reduce costs for many high-volume mobile and consumer devices, and they need a high-quality, reliable and interoperable USB solution,” said Celio Albuquerque, director of Physical Connectivity Solutions, Analog Business Group, MIPS Technologies. “Following our recent announcement of the industry’s first 40nm USB PHY IP and first USB-certified 1.8v 45nm USB PHY IP, we are pleased to announce these new milestones. As a TSMC partner, we are committed to offering early access to proven IP in the most advanced nodes, helping customers get to market quickly at the lowest cost and fastest time to integration.”
“We work closely with our IP partners such as MIPS Technologies to make high-quality USB PHY IP available for advanced processes,” said ST Juang, senior director of Design Infrastructure Marketing at TSMC. “MIPS Technologies’ USB 2.0 PHY product met our TSMC9000 standards at the 40nm node. With the combination of MIPS’ 40nm certified USB PHY and TSMC technology, customers have access to a robust, low-power solution for their next-generation products.”
MIPS Technologies offers the broadest USB IP portfolio in the market, with silicon-proven and certified solutions in all major foundries and processes—including half nodes—backed by deep USB expertise and professional engineering support. MIPS Technologies has more than 90 USB PHY IP customers worldwide with more than 200 USB 2.0 PHY instantiations, more than 30 USB 2.0 certified products in mass-production, and more than 200 million high-speed USB chips produced to-date. MIPS Technologies was first in the market to offer a choice of 2.5v and 1.8v transistors for USB PHYs.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (NasdaqGS: MIPS) is the world’s second largest semiconductor design IP company and the number one analog IP company worldwide. With more than 250 customers around the globe, MIPS Technologies is the only company that provides a combined portfolio of processors, analog IP and software tools for the embedded market. The company powers some of the world’s most popular products for the digital entertainment, home networking, wireless, and portable media markets—including broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Mountain View, California, with offices worldwide. For more information, contact (650) 567-5000 or visit www.mips.com.
|
Related News
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- ARC International's Soft IP Core Combines with SMSC's USB 2.0 PHY to Achive High-Speed USB Certification
- MIPS Technologies Licenses Analog / Mixed-Signal IP to Socle Technology
- Chipidea Achieves Certification for USB High-Speed PHY IP on Chartered’s 90nm and 65nm Customer-ready Technologies
- Cypress Introduces Industry's Lowest-Power, High-Speed USB 2.0 Programmable Controller, Freeing Next-Generation Peripherals from Corded Power Supplies
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |