Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
MAZeT offers Interbus-IP for customized FPGA and ASIC implementation
In customized applications, it is often required to directly integrate this interface into the FPGA or ASIC. For cases such as these, MAZeT offers interested customers the IPs and the implementation support. If the customer so requests, then MAZeT can undertake the complete design of the ASIC, FPGA or module - including production. MAZeT has many years of extensive experience in the implementation of Interbus protocol-IPs. A modified version of the Interbus-IP has been also used in non-industrial applications. One example is a safety-relevant communication system to transfer voice traffic in which the modified Interbus has proven itself to be successful for many years now.
Product Information
Click here
About MAZeT
MAZeT GmbH is a leading European development and production service provider. The company, founded in 1992 with headquarters in Jena, develops, manufactures and delivers customer-specific electronic modular units, software and ASICs, and markets its own products under the name JENCOLORTM worldwide. Due to its broad technological offerings and application know-how, MAZeT GmbH is a dependable and proven service partner for made-to-measure, customer-specific solutions in the areas of industrial electronics and optical sensors. The company's development competence and the components produced by it for special uses can be found in the whole area of industrial measurement technology, control engineering, automation and medical areas, among others. For more information please see http://www.mazet.de/.
|
Related News
- iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
- MAZeT offers EnDat-IP for customized applications
- Cybertek Solution Wins Multiple Contracts in Asia
- Bitech Technologies Reports Completion of Its FPGA design and the Launch of Its ASIC Initiatives for Bitcoin Mining
- Introducing superfast serial interfacing with JESD204B Tx - Rx PHY IP Cores in 12nm, 28nm and 40nm for all type of ADC/DAC and ASIC/FPGA connections
Breaking News
- Silicon Creations Celebrates Milestone with Delivery of 1,000th Production License for Fractional-N PLL
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- NanoXplore acquires Dolphin Design's ASIC business and strengthens its strategic position in aerospace
- intoPIX and Media Links: Powering Next-Generation IP Media Transport with JPEG XS at InterBEE 2024
Most Popular
- Flex Logix Acquired By Analog Devices
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Tessolve to Acquire Germany's Dream Chip Technologies
- Oriole Networks Selects EnSilica as ASIC Partner and Contract Award for Photonics Controller ASIC
- Imagination DXS GPU officially certified as ASIL-B compliant
E-mail This Article | Printer-Friendly Page |