Sarance Technologies Releases 40G/100G Ethernet IP for General Availability
Sarance Intellectual Property accelerates the commercial availability of 40GE and 100GE systems for data centers, enterprise and carrier Ethernet networks
Ottawa Canada -- March 20, 2009 -- Sarance Technologies, the leading supplier of high speed interconnect Intellectual Property (IP) technology, announced today the immediate availability of HSEC (High Speed Ethernet Core), the world’s first commercially available Media Access Controller (MAC), Physical Coding Sublayer (PCS), and Multi Lane Distribution (MLD) IP conforming to the emerging 40Gigabit Ethernet (40GE) and 100Gigabit Ethernet (100GE) standard. Sarance Technologies has been an active member of the IEEE 802.3ba High Speed Ethernet (HSE) working group since its inception, and is one of the original contributors to the definition and implementation of the new architecture for 40G and 100G Ethernet protocols. The HSEC IP conforms to Draft 2.0 of the IEEE802.3ba standard and has been tested by major networking and service provider vendors in system laboratories and validated in field trials running over a trillion of error free Ethernet frames over a live 100GE network. The HSEC IP has also been proven to interoperate with a major test equipment vendor.
“With end user applications driving demand for bandwidth in the transport core and the data center, service providers understand the need for quick deployment of 40GbE and 100GbE.” said Jag Bolaria, senior analyst at The Linley Group. “Off-the-shelf IP Cores from vendors such as Sarance Technologies reduce development time and enable interoperability across multiple implementations, allowing service providers to build-out 40GbE and 100GbE in the core of their network.
“The architecture of 100GE and 40GE systems is very different from traditional 10GE and 1GE systems as 802.3ba has introduced several new design concepts. The availability of HSEC IP from Sarance accelerates the development of 40GE and 100GE products and enables system developers to focus their resources on their value added and differentiating features.” said Farhad Shafai, founder and VP of R&D at Sarance Technologies.
The HSEC IP is available as soft core for Virtex®-5 TXT FPGAs and Altera Stratix® IV GT and Altera Stratix® IV GX FPGAs, as well as for ASIC implementations. It has also been implemented and validated in 65nm and 40nm process technologies. The IP is delivered as a netlist targeted for the specific FPGA architecture, or as RTL code that can be implemented in any ASIC process technology. In addition, Sarance will be demonstrating the HSEC IP running 100GE traffic at the OFC/NFOEC Convention in San Diego, California on March 24-26, 2009.
About Sarance Technologies:
Sarance Technologies is a leading supplier of ASIC and FPGA IP cores targeted at the packet processing space. The cores include MAC, PCS, Interlaken, packet classification and traffic management IP. To complement its IP offerings, Sarance offers a full range of design services intended to assist customers in meeting their time to market requirements. Sarance also provides full turnkey product development, custom IP development, and point solutions to assist customers in required areas.
|
Related News
- Sarance, Spirent Communications Partner To Develop Next Generation 40/100G Ethernet Test Solution
- Open-Silicon Announces Availability of Ethernet IP Co-developed with CoMira Solutions
- IEEE Launches Next Generation of High-Rate Ethernet with New IEEE 802.3ba Standard
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Spectral releases Silicon proven High Speed Low Power SRAM compilers in the 40/45nm CMOS/RFSOI process nodes targeted for a wide range of IOT & 5G Applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |