2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Xilinx Demonstrates Next-Generation 100GE Interface with Best-in-Class Ecosystem Support
Xilinx, NetLogic, Sarance, Avago & Ixia Showcase End-to-End 100GE Link for Core, Metro, Data Center & Access Aggregation Applications
SAN DIEGO -- March 24, 2009 -- Xilinx, Inc. (Nasdaq: XLNX) announced its participation at this week's OFC/NFOEC in San Diego, California, where the company will provide a live demonstration of its next-generation 100GE interface with best-in-class ecosystem support for core, metro, data center and access aggregation network applications.At NetLogic booth #3045, Xilinx, NetLogic Microsystems, Inc., Sarance Technologies, Inc., Avago Technologies and Ixia will demonstrate 100Gbps of real Ethernet traffic across the world's first single-FPGA 100GE targeted design platform for telecommunications equipment manufacturers. This demonstration will showcase the Xilinx Virtex(R)-5 TXT FPGA, NetLogic NLP10142 100GE physical layer solution, Sarance HSEC 100GE MAC and PCS cores, Avago parallel optics, and Ixia 100GE Development Platform.
Altogether, the companies are demonstrating an end-to-end solution for design, development and test of an 802.3ba-compliant 100GE link, making it possible for today's leading telecommunications equipment manufacturers to accelerate time-to-market, enhance interoperability and reduce development expense for next-generation 100GE.
About Virtex-5 TXT FPGAs
The award-winning Xilinx Virtex-5 TXT FPGA is the world's first single-chip FPGA optimized for 40-Gigabit Ethernet, 100-Gigabit Ethernet, and other ultra high-bandwidth communication protocol bridging, switching and aggregation applications. Available now in production quantities, Virtex-5 TXT FPGAs take serial connectivity leadership to the highest level with 48 6.5Gbps multi-gigabit (GTX) transceivers and a more efficient implementation of the industry's first 100-GE media access controller (MAC). Delivering 600Gbps total bandwidth, Virtex-5 TXT FPGAs meet the stringent performance requirements for next generation telecommunications equipment, including 100GbE to 120Gbps Interlaken, 40Gbps Quad XAUI to 50Gbps Interlaken, OC-768 to OTU-3, and SFI-5 to 4xSFI4.2.Designed to improve signal integrity and lower power consumption for reliable operation of 10/100Gbps links, Virtex-5 FPGAs are the foundational element of a targeted design platform for high-bandwidth protocol bridging, fully supported with application-specific IP, development tools and reference designs. Hardware enhancements unique to Xilinx transceivers reduce the size of the 100GE and Interlaken cores by over 20 percent.
For more information on Virtex-5 TXT FPGAs, available today in production quantities, go to: http://www.xilinx.com/products/virtex5/txt.htm.
About OFC/NFOEC 2009
The Optical Fiber Communication Conference and Exposition and The National Fiber Optic Engineers Conference introduce the most significant technical and commercial advances taking place in the global optical communications industry. The conference and exposition are the foundation of the optical communications field and bring together the people, products and information that drive technology from systems integration and enterprise solutions to service provider deployment. For more information, visit http://www.ofcnfoec.org.
About
|
Xilinx, Inc. Hot IP
Related News
- Cadence Announces Next-Generation Quantus QRC Extraction Solution, Delivering Best-in-Class Performance and Accuracy
- Xilinx Demonstrates FPGA-Based Acceleration Technology for Next-Generation Data Centers at IBM Impact 2014
- NetLogic Microsystems Introduces the Industry's Lowest Power 10/40/100GE PHY for Next-Generation Data Center Ethernet Applications
- Mindspeed 3G/4G/LTE Baseband Solution Deploys CEVA DSP Processor to Deliver Best-in-Class Performance for Next-Generation Base Stations
- Axelera AI and Kudelski IoT Partner for Next-Generation Edge Intelligent Ecosystem
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |