English
Video: Where hardware and software collide
Dylan McGrath, EE Times
(04/03/2009 8:55 PM EDT)
SAN JOSE, Calif.—Chipmakers are taking on responsibility for the development of more embedded software, resulting in a clash of cultures between hardware designers and software developers and necessitating a more system-level approach to design, according to executives on a panel discussion at ESC Silicon Valley this week.
Chris Rowen, chief technology officer at chip and IP vendor Tensilica Inc., said his company tackles this clashing of cultures by work with both sides to understand what pressures they are under—reliability and flexibility on the hardware side, and power efficiency and cost on the software side.
Ultimately, Rowen said, program managers and system designers or whoever is responsible for the combination hardware and software deliverable is the "ultimate arbitrator in how you bring these two together." Rowen added that the emergence of multicore architecture has contributed to the blurring of hardware and software design.
(04/03/2009 8:55 PM EDT)
SAN JOSE, Calif.—Chipmakers are taking on responsibility for the development of more embedded software, resulting in a clash of cultures between hardware designers and software developers and necessitating a more system-level approach to design, according to executives on a panel discussion at ESC Silicon Valley this week.
Chris Rowen, chief technology officer at chip and IP vendor Tensilica Inc., said his company tackles this clashing of cultures by work with both sides to understand what pressures they are under—reliability and flexibility on the hardware side, and power efficiency and cost on the software side.
Ultimately, Rowen said, program managers and system designers or whoever is responsible for the combination hardware and software deliverable is the "ultimate arbitrator in how you bring these two together." Rowen added that the emergence of multicore architecture has contributed to the blurring of hardware and software design.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Space Codesign Systems to Release Version 2.4
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- ViXS Systems Introduces Turnkey Hardware and Software Blu-ray & Personal Video Recorder (PVR) Reference Design available for Set-top and Consumer Electronics Manufacturers
- Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization
- Is Software and Hardware Ready for TinyML Tsunami?
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X