Altera Ships Two New Intellectual Property Cores Targeting the Communications Market
FOR IMMEDIATE RELEASE
Editor Contacts:
Rhondalee Rohleder Altera Corporation (408) 544-8296 rrohlede@altera.com | Kristin Hehir Tsantes & Associates (408) 369-1500 kristin@tsantes.com |
Altera Ships Two New Intellectual Property Cores Targeting the Communications Market
- Reed-Solomon Encoder/Decoder and Symbol Interleaver/Deinterleaver Cores Target Communications Applications
- Altera MegaWizard(tm) Plug-Ins Enable Fast, Easy Parameterized Design
- OpenCore(tm) Feature Provides Risk-Free Evaluation of Megafunctions
- Optimized for APEX(tm) and FLEX(r) Device Architectures
The Reed-Solomon Encoder/Decoder and the Symbol Interleaver/Deinterleaver functions are supported by both Altera's MAX+PLUS(r) II and Quartus(tm) development systems. These development systems provide designers with a complete design automation solution, including design entry, synthesis, place-and-route, simulation, timing analysis, and device programming. "These two megafunctions, combined with our devices and software, contribute to providing our customers with a complete System-on-a-Programmable Chip(tm) solution unmatched by anyone in the industry," said Craig Lytle, senior director of Altera's Intellectual Property Business Unit. "The growth opportunities for programmable logic in the communications market is being fueled by high-performance and high bandwidth applications. These two cores expand on the Altera promise of providing programmable solutions that deliver the high performance, easy customization, and fast time-to-market that communication system designers require."
Reed-Solomon Encoder/Decoder Megafunction
The Reed-Solomon Encoder/Decoder megafunction is widely used for error detection and correction. In an error correction system, the Reed-Solomon encoder adds parity symbols to the data stream prior to its transmission over a communications channel. Once the data has been received, the Reed-Solomon decoder determines if there are errors present and corrects them if possible. The Altera Reed-Solomon megafunction is fully parameterizable through the MegaWizard(tm) Plug-In feature. The megafunction is compiled with user-specified parameters, yielding an optimized netlist for the specified code. The MegaWizard Plug-In also allows the user to generate valid field polynomials, and create test vectors based on the parameters. The Reed-Solomon MegaCore function is delivered with a compiled VHDL RTL model for efficient simulation in the user's system.
Symbol Interleaver/Deinterleaver Megafunction
Interleaving is a standard DSP function used in many communication systems and improves the efficiency of Reed-Solomon encoders/decoders by mitigating the effects of burst noise. The Symbol Interleaver/Deinterleaver MegaCore function operates in the same frequency range used by Reed-Solomon encoders/decoders and supports continuous and discrete modes, making the function compatible with Altera's Reed-Solomon core. The MegaWizard Plug-In feature, provided with the megafunction, makes it possible to easily choose simple settings such as symbol width, number of branches, and unit delay element. Together with the Reed-Solomon core, designers can efficiently build forward error correction functions as described, for example, in the UMTS or DVB802 specifications.
Parameterized Megafunctions via MegaWizard Plug-Ins
Altera is the first PLD vendor to offer customers the capability to alter key megafunction parameters without restricting the end user's design flow. MegaWizard(tm) Plug-Ins allow users to customize megafunctions to meet specific design objectives, greatly reducing the time spent specifying a custom function. In addition, MegaWizard parameters can be passed through to third-party design tools, providing a highly integrated design solution.
The MegaWizard Plug-In capability is available in both Altera's fourth-generation Quartus development environment and in the MAX+PLUS II development system. Both software platforms provide seamless integration with tools from Cadence, Mentor Graphics, Synopsys, Viewlogic, and other leading EDA vendors.
Availability and Pricing
Both the Reed-Solomon Encoder/Decoder and Symbol Interleaver/Deinterleaver MegaCores are shipping now. The Reed-Solomon Encoder/Decoder (ordering code: PLSM-RSCODEC) is priced at $5,995. The Symbol Interleaver/Deinterleaver (ordering code: PLSM-INLV) is priced at $3,995. Both products come complete with user guides. Customers can evaluate megafunctions for free prior to licensing via Altera's OpenCore(tm) feature, available at http://www.altera.com/IPmegastore.
Safe Harbor Notice
This press release contains "forward looking statements" which are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Forward looking statements are generally preceded by words such as "expects," "believes," "anticipates," "projects," or "intends." Investors are cautioned that all forward-looking statements in this release involve risks and uncertainty, including without limitation the risks that the Company's products will not satisfy customer demands. Please refer to the Company's Securities and Exchange Commission filings, copies of which are available from the Company without charge, for further information.
About Altera
Altera Corporation, The Programmable Solutions Company(tm), was founded in 1983 and is a worldwide leader in high-performance, high-density programmable logic devices and associated computer aided engineering (CAE) logic development tools. Programmable logic devices are semiconductor chips that offer on-site programmability to customers. The chips are programmed using tools that run on personal computers or engineering work stations. User benefits include ease of use, lower risk, and fast time-to-market. The company offers the broadest line of CMOS programmable logic devices that address high-speed, high-density, and low-power applications. Altera products serve a broad range of markets, including telecommunications, data communications, computer peripherals, and industrial applications. Altera common stock is traded on the Nasdaq Stock Market under the symbol ALTR. More information on Altera can be obtained on the worldwide web at http://www.altera.com.
###
Altera, The Programmable Solutions Company, MegaWizard, OpenCore, APEX, FLEX, MegaCore, MAX+PLUS, Quartus, System-on-a-Programmable-Chip, and specific device designations are trademarks and/or service marks of Altera Corporation in the U.S. and other countries. All other trademarks are the property of their respective holders.
Related News
- PricewaterhouseCoopers Launches Upgraded E-Business Version of Intellectual Property Exchange <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
- Comsys Launches EGGware, a new baseband system IP (Intellectual Property) platform targeting the growing EDGE/GPRS/GSM market
- Altera Announces New FFT Intellectual Property Core for High-Performance Communications Applications
- Altera Announces UTOPIA Level 2 Cores <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
- Altera Upgrades FIR Filter Compiler Design Solution <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |