English
Satin IP Technologies to Demonstrate First Product to Comply with Emerging IEEE Quality IP Metric Standard
VIP Lane® Design Quality Closure Software to be Shown at DATE 2009
MONTPELLIER, France -- April 16, 2009 --Satin IP Technologies, the company that delivers design quality closure with fast return on investment, has been working with the Quality of Electronic and Software Intellectual Property (QIP) Metric standard working group of the IEEE Design Automation Standards Committee (DASC) since the emerging standard was donated to the IEEE by VSIA. The QIP Metric standard allows companies to evaluate intellectual property (IP) from internal groups or third parties for use in integrated circuits.
At DATE 2009, Satin IP will be the first company to demonstrate how current QIP metrics are being used for accurate and on-the-fly design quality monitoring. Satin IP will demonstrate how the metrics are imported into VIP Lane®, the company’s design quality closure software; how they are automated for self-assessment; and how they can be exported in different forms. Working within customers' design flows, VIP Lane® turns customers' design practices for IP blocks or SoCs into a robust set of quality criteria and automates the implementation and documentation of design quality metrics at no extra cost in engineering time or resources.
“There can be a significant amount of time lost when a design team uses an IP that was developed in one flow and integrated using another if quality standards are not addressed up front,” said Kathy Werner, IP Strategy and Business Manager, Freescale Semiconductor, and chair of the IEEE QIP Metric standard working group. “The IEEE QIP working group has given the QIP metric standard a second life, and we are happy to see that Satin IP’s achievement with VIP Lane is in line with our objectives for the standards.”
“Very significant effort from various organizations since 2003 has resulted in more than 800 quality checks and metrics for exchangeable IP cores. By turning the QIP initial form into configurable dashboards, automated to a large extent, we are proud to enable the QIP metric standards to be widely deployed throughout the IP and SoC design community,” said Michel Tabusse, CEO of Satin IP Technologies.
VIP Lane will be demonstrated in Booth #C-4 at DATE 2009 in Nice, France, from April 21st to 23rd, 2009.
About the IEEE Standards Association
The IEEE Standards Association, a globally recognized standards-setting body, develops consensus standards through an open process that brings diverse parts of industry together. These standards set specifications and procedures based on current scientific and technological consensus. The IEEE-SA has a portfolio of over 870 active standards and more than 400 standards under development. For information on IEEE-SA see http://standards.ieee.org/.
About the IEEE
The IEEE (Institute of Electrical and Electronics Engineers, Inc.) is the world’s largest technical professional society. Through its more than 370,000 members in 160 countries, the organization is a leading authority on a wide variety of areas ranging from aerospace systems, computers and telecommunications to biomedical engineering, electric power and consumer electronics. Dedicated to the advancement of technology, the IEEE publishes 30 percent of the world’s literature in the electrical and electronics engineering and computer science fields, and has developed nearly 900 active industry standards. The organization also sponsors or co-sponsors over 450 international technical conferences each year. Additional information about the IEEE can be found at http://www.ieee.org.
About Satin IP Technologies
Committed to design quality closure with fast return on investment (ROI), Satin IP Technologies delivers software solutions for fact-based design quality monitoring. Working within customers' design flows, VIP Lane® turns customers' design practices for IP blocks or SoCs into a robust set of quality criteria and automates the implementation and documentation of design quality metrics at no extra cost in engineering time or resources. VIP Lane® shortens time-to-market by delivering effective flow integration and on-the-fly quality monitoring at zero overhead to design teams. Satin IP is a privately-held company with headquarters in Montpellier, France. For more information, see www.satin-ip.com.
MONTPELLIER, France -- April 16, 2009 --Satin IP Technologies, the company that delivers design quality closure with fast return on investment, has been working with the Quality of Electronic and Software Intellectual Property (QIP) Metric standard working group of the IEEE Design Automation Standards Committee (DASC) since the emerging standard was donated to the IEEE by VSIA. The QIP Metric standard allows companies to evaluate intellectual property (IP) from internal groups or third parties for use in integrated circuits.
At DATE 2009, Satin IP will be the first company to demonstrate how current QIP metrics are being used for accurate and on-the-fly design quality monitoring. Satin IP will demonstrate how the metrics are imported into VIP Lane®, the company’s design quality closure software; how they are automated for self-assessment; and how they can be exported in different forms. Working within customers' design flows, VIP Lane® turns customers' design practices for IP blocks or SoCs into a robust set of quality criteria and automates the implementation and documentation of design quality metrics at no extra cost in engineering time or resources.
“There can be a significant amount of time lost when a design team uses an IP that was developed in one flow and integrated using another if quality standards are not addressed up front,” said Kathy Werner, IP Strategy and Business Manager, Freescale Semiconductor, and chair of the IEEE QIP Metric standard working group. “The IEEE QIP working group has given the QIP metric standard a second life, and we are happy to see that Satin IP’s achievement with VIP Lane is in line with our objectives for the standards.”
“Very significant effort from various organizations since 2003 has resulted in more than 800 quality checks and metrics for exchangeable IP cores. By turning the QIP initial form into configurable dashboards, automated to a large extent, we are proud to enable the QIP metric standards to be widely deployed throughout the IP and SoC design community,” said Michel Tabusse, CEO of Satin IP Technologies.
VIP Lane will be demonstrated in Booth #C-4 at DATE 2009 in Nice, France, from April 21st to 23rd, 2009.
About the IEEE Standards Association
The IEEE Standards Association, a globally recognized standards-setting body, develops consensus standards through an open process that brings diverse parts of industry together. These standards set specifications and procedures based on current scientific and technological consensus. The IEEE-SA has a portfolio of over 870 active standards and more than 400 standards under development. For information on IEEE-SA see http://standards.ieee.org/.
About the IEEE
The IEEE (Institute of Electrical and Electronics Engineers, Inc.) is the world’s largest technical professional society. Through its more than 370,000 members in 160 countries, the organization is a leading authority on a wide variety of areas ranging from aerospace systems, computers and telecommunications to biomedical engineering, electric power and consumer electronics. Dedicated to the advancement of technology, the IEEE publishes 30 percent of the world’s literature in the electrical and electronics engineering and computer science fields, and has developed nearly 900 active industry standards. The organization also sponsors or co-sponsors over 450 international technical conferences each year. Additional information about the IEEE can be found at http://www.ieee.org.
About Satin IP Technologies
Committed to design quality closure with fast return on investment (ROI), Satin IP Technologies delivers software solutions for fact-based design quality monitoring. Working within customers' design flows, VIP Lane® turns customers' design practices for IP blocks or SoCs into a robust set of quality criteria and automates the implementation and documentation of design quality metrics at no extra cost in engineering time or resources. VIP Lane® shortens time-to-market by delivering effective flow integration and on-the-fly quality monitoring at zero overhead to design teams. Satin IP is a privately-held company with headquarters in Montpellier, France. For more information, see www.satin-ip.com.
|
||||||
Related News
- SiWorks Inc. Announces FFT and Viterbi Cores For The Emerging IEEE 802.15.3a Multi-band OFDM UWB Standard
- Standard metric for silicon IP quality emerges
- New MultiDiverse technology from COMSIS ® provides a significant quantum improvement in transmission data rates, range, power efficiency and Quality of Service to IEEE 802.11a standard used in WLAN communications
- Accellera Announces IEEE 1666™-2023 Standard Available Through IEEE GET Program
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |