Altera Delivers Stratix IV GX Transceiver Signal Integrity Development Kit
Signal integrity is a critical design requirement for bandwidth-intensive applications such as digital video and 4G wireless. Altera's FPGAs have a strong track record of superior signal integrity, and this new kit allows users to evaluate transceiver performance for jitter, protocol compliance, and equalization at up to 8.5 Gbps through a simple-to-use graphical user interface (GUI).
The Transceiver Signal Integrity Development Kit, Stratix IV GX Edition includes:
Stratix IV GX Signal Integrity Development Board:
- EP4SGX230KF40C3N or EP4SGX230KF40C2N on-board FPGA
- 8 transceiver channels routed to SMA connectors
- Flash memory for storing FPGA images
- Embedded USB-Blaster™ for FPGA configuration and control
- Power measurement circuitry
- Allows users to change transceiver settings and data patterns
- Displays bit error rates for each transceiver channel
- Displays temperature and power-consumption information
Availability
The Transceiver Signal Integrity Development Kit, Stratix IV GX Edition is currently available and is priced at $2,495 for the 4SGX230N/C3 kit and $2,995 for the 4SGX230N/C2 kit. To learn more about this kit, or to place and order, visit www.altera.com/pr/sikit.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Eases Development of 40-nm FPGAs with Stratix IV GX FPGA Development Kit
- Altera Ships Stratix IV E FPGA Development Kit Featuring a 530K Logic Element FPGA
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
- Altera Ships Arria GX Development Kit for Low-Cost FPGA Transceiver-Based Designs
- Altera Customers Gain Performance, Power and Signal Integrity Advantages From Stratix II GX FPGAs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |