OCP-IP Delivers New Advanced SystemC TLM Kit
Beaverton ORE. — April 21, 2009 — Open Core Protocol International Partnership (OCP-IP) today announced the availability of the SystemC TLM kit for OCP. The new kit represents the first, and most advanced TLM-2.0 based, industry-ready kit in existence today. It should be the first port of call for the entire ESL world. The work by OCP-IP’s System Level Design Working Group significantly increases performance, ease of use and ensures alignment with the OSCI 2.0 standard. The kits are free as part of OCP-IP membership entitlement and will save users hundreds of thousands of dollars each year in development, documentation, and training cost which would be required to develop such kits independently.
The new offering leverages OSCI 2.0 for all levels of abstraction and now includes TL4 which is equivalent to OSCI's "loosely-timed” (LT) level. TL1 is fully cycle-accurate, including support for clock cycle synchronization and combinatorial paths. TL2 handles intra-burst timing. TL3 and TL4: inter-burst or no timing, equivalent to OSCI’s Base Protocol.
The new kit includes everything needed for immediate use. For a detailed listing of everything included see a copy of the OCP SystemC TLM Kits datasheet. A fully functional version of the kit without monitors is also available to non-members, via click through research license agreement from www.ocpip.org.
This kit was developed by OCP-IP member companies working with Greensocs, Ltd. It interoperates seamlessly with other TLM utilities, such as GreenSocket from GreenSocs.
“By providing a standardized OCP- based communication kit, OCP-IP members no longer need to independently resolve how to implement interface protocols, and test these implementations,” said Rich Wawrzyniak Senior Analyst ASICs and SoC for Semico Research Corporation. “The new kit further extends the high level support and tools OCP-IP provides to their members, allowing them to focus on their critical design goals and maximize their ROI.”
“OCP has a robust, thriving infrastructure driven by many independent companies providing leading-edge services and products,” said Mackintosh. “We are proud of the tremendous work completed by our System Level Design Working Group in delivering the most advanced TLM kit.”
For the latest information on OCP-IP please see our newsletter at http://www.ocpip.org/pressroom/newsletters/
About OCP-IP
Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- OCP-IP Delivers Even More OSCI TLM 2.0 Compatibility in Advanced SystemC TLM Kit
- OCP-IP Announces Newly Enhanced Advanced Accellera Systems Initiative SystemC TLM Kit
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
- OCP-IP Develops New Relaxed Commercial Use License for SystemC Transaction Level Modeling Kit
- OCP-IP Delivers Enhanced Transaction Generator Package
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |