Sidense OTP Memory IP Enables 65nm Mobile Handset Chip
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
- High-density memory macro helps ParkerVision meet power, cost and form factor constraints
- Qualified, embedded non-volatile memory (NVM) technology available at multiple foundries
Sidense’s OTP memory was selected for use in ParkerVision’s 65nm d2p mobile handset solution. “ParkerVision selected the SiPROM architecture for its small size, low power, and speed of programming. We had need for onboard memory and wanted to add some programmability for future features without compromising on our existing size and cost targets. Because our product is used in mobile handsets, power and form factor are paramount,” said Domingo Figueredo, VP of Engineering at ParkerVision. “The excellent support received from Sidense has helped us realize first-pass silicon success,” he added.
“The low power, small footprint and high security of our 1T-OTP technology provide our customers with embedded non-volatile memory arrays that give them competitive cost and performance advantages,” said Xerxes Wania, Sidense President and CEO. “In addition, our silicon-proven, ‘foundry friendly’ OTP lets designers choose from a wide range of foundries and processes for implementing their devices.”
Sidense SiPROM NVM arrays, based on the Company’s patented 1T-Fuse™ technology, have been silicon proven in 65nm for both standard-logic and low-power processes and are available in densities up to 8 Mbits. Memory arrays are available from 180nm down to 55nm at many popular foundries.
About Sidense
Sidense Corp., the only logic non-volatile memory provider listed on EE Times 60 Emerging Startups list for 2009, provides secure, dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-Fuse™ architecture (U.S. Patent #7402855 and others) provides the industry’s smallest footprint and lowest power Logic Non-Volatile Memory (NVM) solution.
Sidense OTP memory is available at 180nm, 130nm, 110nm, 90nm, 65nm, and 55nm and is scalable to 40nm and below. The IP is available at UMC, TSMC, SMIC, Tower, Fujitsu Microelectronics, IBM and Chartered. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, visit www.sidense.com.
|
Related News
- Sidense Secure Embedded OTP Enables Encrypted USB Drive
- Sidense OTP Memory IP Enables SpectraLinear Non-Volatile Programmable PC Clock Family
- Sidense OTP Helps Novatek Provide Customers with Cost-Effective and Reliable Display Drivers
- Sidense OTP Helps Richtek Technology Give Customers Cost-Effective and Efficient Power Management Solutions
- NSCore's One-Time Programmable Memory Completes Qualification at TSMC 65nm and 0.18um Technologies
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |