DOLPHIN Integration Announces High Density BTF Library at 65 nm
The Dolphin Integration’s approach of one optimization criterion per stem, in association with two patented innovations dedicated to high density, ensures for HD BTF users the ultimate cost reduction at SoC level.
Moreover, through the elimination of Back-Tracking, thanks to the way of separating analog net drives from logic functions of cells, the HD BTF library realizes up to 60% of time savings for placement and timing optimization.
This new generation of libraries is launched at 65 nm LP for first availability. The stems for High Speed and Low Power shall be released soon for maximum flexibility for synthesis as well as Placement and Routing and for stem composition, enabling to address the widest range of SOC requirements.
The needed “logic standard” Motu Uta is made available on Dolphin Integration’s website to freely assess any library performance for fair comparison with Dolphin Integration’s latest innovation. It is made public to ease the transition to advanced technological processes.
For more information about our HD BTF library at 65 nm, click here.
About Dolphin
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration introduces a new Panoply of Silicon IPs for reducing the 65 nm silicon area up to 10%
- Dolphin Integration announces New High Density library Back-Tracking-Free in 180 and 65 nm
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |